TIM: PLDs

Device Type

• Lattice (formerly Vantis/AMD) Mach4 and Mach5.

• Electrically, erasable, CPLDs. Programmed in-circuit via JTAG pins.

Design Environment


- Proprietary Vantis/AMD compiler.
- Text files:
 - Source (.src): "the design."
 - Stimulation (.stm): expected inputs.
 - Physical information (.pi): maps signals to pins. are used to generate device simulation results (.sim) and programming files (.jed)
- Only Mach devices can be fitted.

Design, Simulation & Fitting Process

- Write .src file. Compile until no errors. (eg, pld5.src)
- Write .stm file. Simulate and check results (eg, pld5.sim)
- Fit device using chosen part fixing particular signals to pins (.pi) if required.
- Fix all signals to fitter assigned pins (.pi). Compile again.
- Add spare pins (.pi) and final compile.

Code Design Management

- Version control same as used for CLOAC boards.
- Differing versions stored in separate date labelled directories.
- All files associated with that version stored together.
- We are considering migration to CVS use in future.



TIM: PLD Fitting and Programming

Pin Assignment Strategies

• Register clocks fitted to clock pins where possible.

• Some busses were initial fitted in byte blocks but it was found this limited fitting resources.

Fitting

- First fit without any constraints.
- Then, fit with important signals eg clocks.
- Refit, fixing all pins to fitter defaults.
- Add 48 spare lines (4 x 8bit global + 2 x 8bit selected.)

Device Utilisation

PLD1 PLD2 PLD3 PLD4a PLD4b PLD5 PLD6 PLD7	Pins 88 60 66 61 67 80 88 88	<u>Macrocells</u> 17 68 44 21 23 24 23 38	Routing 35 61 49 53 56 40 20 63	Device M5-384/184-7HC M5 512/256-7AC M5-384/184-7HC M5-384/184-7HC M5-384/184-7HC M5-384/184-7HC M4 256/128-7YC M5-384/184-7HC
-				

Programming

- Devices programmed in accordance with Lattice guidelines.
- Lattice software used to program devices via a 2m lead connected to a PC parallel port.
- All JTAG signals buffered in/out of the board.



TIM: Other PLD Issues

Timing Verification

- Limited timing verification is possible post-fitting.
- Timing report can be generated showing all signal propagation times through PLD.
- The report is not interactive and can be difficult to interpret.

Reset Philosophy

• All registers (flip-flops) connected with a global reset line.


ESD Reduction

• No direct connection of any PLD pin to the outside world. (to help address ESD concerns)






TIM: PLD5 & FRIENDS









TIM: PLD8

