

TIM-3C Setup Photos

Accompanies Physical Setup Document

(http://www.hep.ucl.ac.uk/atlas/sct/tim/rel/tim3C/TIM-3C_Setup.txt)





Photo 1

- Base Address Switches
- JTAG Extension Cable



SW3


SW4

SW5

SW6

Photo 2

- Timing Setup DIP switches



SW8


SW9

SW7

SW10

Photo 3

- VME IACK bypass
- FPGA Boot Mode
- LV Buffer Enable



PL180
PL181
PL182

PL163

Photo 4

- Enable Clock/ Signals Backplane Drivers
- Enable TIM-OK Driver

PL166

PL170




Photo 5

- Front panel I/O polarity/ configuration




Photo 6

- VME JTAG re-program enable
- FER source select
- Fixed Frequency Veto disable
- FPGA-2 boot mode




Photo 7

- Hardware ID

R90

R97





Photo 8

- TTCrq connectors



- JTAG Extension Cable

Photo 9




Photo 10




Photo 11




Photo 12

- Stiffening Bars




Photo 13

- 5mm spacers for ventilation




Photo 14

- Extra stiffening bar across J1/J2/J3

