Fit by FPGA

Naoki Kimura 2021/12/08

Bragg curve fitting

Original fit sample



Purpose Improve fitting speed

Base status Root TF1 Fit (4 para) FUMILI minimizer

Processing time bottleneck Two integral calculation for fit function

Average calculation in the bin for expected value for a bin

Goal

~20 times speed up Current speed ~4 Hz (my loacl pc)

Goal is ~100 Hz

test process



- Check the fit results with pseudo data
- Compare processing speed in each step
- FPGA resource usage and speed with expected improvement



FW like Minimizer

Minimizer algorithm : Fit regtion



Initial position

+/- 50% range scan

Find minimum position.

Repeat with double resolution and minimum position as initial.

Sequentially loop for each parameter

Simple and Robust

Example for minir	nization	Minuit	correction of the	URRENT GUESS	STEP	FIRST
	mzation	NO. NAME	VALUE	ERROR.	SIZE	DERIVATIVE
		1 R0	8.16835e+01	1.00000e-02	0.00000e+00	6.24730e+05
Drocess	Minuit	2 51988 3 phi0	2.00000e-06	1.00000e-03	0.00000e+00	3.29254e+05
p	IVIIIIUIL	4 birks	7.00000e-02	1.00000e-03	0.00000e+00	-2.27801e+04
	Find min by 227	MIGRAD MINIMIZ	ATION HAS CONVER	GED.		
		COVARIANCE MAT	RIFY CONVERGENCE	UCCESSEULLY	RIX.	
	scan	FCN=109.237 FR	OM MIGRAD STA	TUS=CONVERGED	226 CALLS	227 TOTAL
			EDM=7.6795	8e-05 STRAT	EGY= 1 E	RROR MATRIX ACCURATE
	MinLL 109.2	EXT PARAMETER	VALUE	CRRAR	STEP	FIRST
		1 R0	7.39791e+01	1.23702e-01	2.79376e-85	7.23652e-01
		2 sigma	2.12404e+00	1.41613e-01	6.72359e-04	-7.71264e-02
		3 phi0	6.08216e-07	1.43956e-08	1.98456e-05	1.80199e+00
		4 birks	7.12301e-02	1.36540e-02	9.48448e-84	-3.78831e-02
		1.538e-82 7.	073e-03 8.741e-	10 8.624e+04	4 ERR DE	
E/M/ alo		7.073e-03 2.	019e-02 4.464e-	10 4.424e-04		
i vv uly		8.741e-10 4.	464e-10 2.072e-	16 1.881e-10		

Stop scan at **128** MinLL 117.5

Start from huge LL value (problematic)

8.624e-04 4.424e-04 1.881e-10 2.010e-04

E/W alg				Start from huge LL value (problematic)					
stage= 0, paran= stage= 0, paran= stage= 0, paran= stage= 0, paran= stage= 0, paran= stage= 0, paran=	tlv= 1, R0= , tlv= 2, R0= , tlv= 3, R0= , tlv= 4, R0= , tlv= 5, R0= , tlv= 6, R0= , tlv= 8, R0=	81.68, minR0= 81.68, minR0= 91.68, minR0= 71.68, minR0= 71.68, minR0= 71.68, minR0= 71.68, minR0= 71.68, minR0=	73758, 31983 81,68, 31983 81,68, 31983 81,68, 31983 81,68, 31983 81,68, 31983 81,68, 31983 71,68, 31983 71,68, 31983 71,68, 31983	2. minsigma= 2. minsigma= 2. minsigma= 2. minsigma= 2. minsigma= 2. minsigma= 2.5. minsigma= 2.5. minsigma=	2, phi0 2, phi0	20, minphio 20, minphio 20, minphio 20, minphio 20, minphio 20, minphio 20, minphio 30, minphio	20, birks= 0.007, 20, birks= 0.085, 20, birks= 0.085, 20, birks= 0.085, 20, birks= 0.085, 20, birks= 0.085, 20, birks= 0.085, 20, birks= 0.085,	minbirks 0.07, minbirks 0.07, minbirks 0.085, minbirks 0.085, minbirks 0.085, minbirks 0.085, minbirks 0.085, minbirks 0.085,	logL=1.443e+05, MinLogL= 1e+07 logL=1.329e+05, MinLogL=1.443e+05 logL=1.575e+05, MinLogL=1.329e+05 logL=9.942e+05, MinLogL=1.329e+05 logL=6.656e+04, MinLogL=1.329e+05 logL=6.461e+04, MinLogL=6.656e+04 logL=6.837e+04, MinLogL=6.461e+04 logL=6.889e+05, MinLogL=6.461e+04
stage= 0, paran= stage= 1, paran= stage= 1 paran=	, tlv= 9, R0= , tlv= 10, R0= tlv= 11 80=	71.68, minR0= 71.68, minR0= 71.68 minR0=	71.68, sigma= 71.68, sigma= 71.68 sigma=	2.5, minsigma= 2.5, minsigma= 2.5 minsigma=	2.5, phi0= 2.5, phi0= 2.5 chi0=	10, minphi0= 10, minphi0= 10 minphi0=	20, birks= 0.085, 10, birks= 0.0925, 10 birks= 0.0725	minbirks= 0.085, minbirks= 0.085, minbirks= 0.085,	logL= 5660, MinLogL=6.461e+04 logL= 5373, MinLogL= 5660 log1= 5966 MinLogL= 5373
stage= 14, paran= stage= 14, paran= stage= 14, paran= stage= 14, paran= stage= 15, paran=	, tlv= 117, R0= , tlv= 118, R0= , tlv= 119, R0= , tlv= 120, R0= , tlv= 121, R0= , tlv= 122, R0= , tlv= 123, R0= , tlv= 124, R0= , tlv= 126, R0= , tlv= 126, R0= , tlv= 127, R0=	73.91, minR0= 73.92, minR0=	73.92, sigma= 73.92, sigma=	2.5, minigma= 2.5, minigma=	2.5, phi0* 2.5, phi0*	6.227, minphi0 6.227, minphi0 6.227, minphi0 6.227, minphi0 6.226, minphi0 6.227, minphi0 6.227, minphi0 6.227, minphi0 6.227, minphi0 6.227, minphi0 6.227, minphi0 6.227, minphi0	6.227, birks= 0.00701, 6.227, birks= 0.00701,	<pre>minbirks= 0.00781, minbirks= 0.08781, minbirks= 0.08781, minbirks= 0.08781, minbirks= 0.08781, minbirks= 0.08781, minbirks= 0.08781, minbirks= 0.08781, minbirks= 0.08781, minbirks= 0.08781,</pre>	logl= 117.5, MinLogL= 117.5 logL= 117.5, MinLogL= 117.5

Full test with pseudo data

Pseudo data truth parameters and Fit parameters

Pseudo data range R0 20-80 Sigma 1-3 Phi0 6e-7 Kb 0.04-0.10 Fit parameter Integration division = N division for a bin average = Minimization loop =

Initial value and fit regionR0= maximum bin's x + 10Sigma = 2+/- 1Phi0= 20e-7Kb= 0.07+/- 0.03

Example pseudo data fit



Example pseudo data fit



Example pseudo data fit



Pseudo ex results

There are still small bias for the fit results from maybe initial and region for parameters.

FW func + Minuit looks best, but that is for just only this rough pseudo data.

It is better to optimize with more realistic data.

Speed check (w my local PC)

Original	: 5 Hz
FW func + Minuit	: 22 Hz
FW func + Fw Min	:42 Hz

(not fair comparison. The fit function with limited integ division, limited loop for minimization)



FW implementation (only HLS)

- Simple usage of HLS
 - Remove all function that is not allowed to HLS
 - e.g. pow \rightarrow exp(a+log(b))
 - Double to float
 - Input is ap_ufixed(16,8) for 32 bin's data and error and 4 input parameters and output parameters
- Simple test bench that have data value and initial values



FW implementation results

It is worst case

- Just HLS, float calc, no parallelization
- Clock 100 MHz : ok 🔻
- Fit frequency : 5-10 Hz
- Resource usage : 0.4% FF and 5% LUT of xcvu37p

Expected improve point

- Float to fixed calc at least 50% resource (xilinx official)
- Each scan calc func 4 * 16 times, and that can parallelize
 64 time speed and resource

Fit parameter Integration division = N division for a bin average = Minimization loop =

- Less # can loop? 1/2?
- VHDL code (no HLS) ~75% resource, and speed *2-4

Summary of rough expectation 1/3 resource from table at 15 Hz fits, and speed is linear func of resource usage up to ~1 kHz. e.g 100 Hz fits with 7/3 resource of table

x @ c @ @	19 🖗 🚍 🗩 🔸 🕶	2 = n • = = 4 (4)
-----------------	--------------	-------------------

🕞 fw_binned_csim.log 🛛 👔 S

og jn] Synthesis(solution1)(fw_binned_csynth.rpt) 없

Synthesis Report for 'fw_binned'

General Information

Date:	Tue Nov 30 2	23:29:25 2021
Version:	2019.2.1 (Bu	ild 2724168 on Thu Dec 05 05:19:09 MST 2019)
Project:	FWFit02	
Solution:	solution1	xcvu37n (huge EPGA)
Product family:	virtexuplus	Nevdorp (nuger i Orij
Target device:	xcvu37p-fsv	h2892-3-e
-		

Performance Estimates

🛛 Timin

Summary

Clock Target EstimatedUncertainty ap_clk10.00 ns 9.032 ns 1.25 ns

Latence

Summary

 Latency (cycles)
 Latency (absolute)
 Interval (cycles)

 min
 max
 min
 max
 Type

 10907218/201407540.109 sec0.201 sec10907218/20140754none
 Sec0.201 sec10907218/20140754none

Detail

Instance

Utilization Estimates

🖂 Summar

Name	BRAM_18KD	SP48E	FF	LUT	URAM
DSP					-
Expression			2720	61029	-
FIFO					-
Instance		120	4636	10410	-
Memory	6	-	0	0	0
Multiplexer		-		2854	-
Register		-	3298		-
Total	6	120	10654	74293	0
Available	4032	9024	2607360	1303680	960
Available SLR	1344	3008	869120	434560	320
Utilization (%)	~0	1	~0	5	0
Utilization SLR (%)	~0	3	1	17	0

Summary

3 options

• Keep software

- ~40 Hz (FW like Func and Minimizer)
- Only take average ("I" option) for max bin +/- 1 bin? 120 Hz?
- Phi0 can fix? ¾ resource and time?
- HLS FW
 - Need float to fixed. Parallelization by IP core level.
 - Half resource. And double speed?.
 - Easy modification and maintenance
- Full vhdl optimized FW
 - Full controlled parallelization, and optimized calculaton (e.g. $A*B = (A+B)^2 A^2 B^2$ /2 with small LUT)
 - Very efficient. Hard development and maintenance. No scalability.

Backup

Code and usage

Files:

https://www.dropbox.com/s/g01lq0ssg35pmum/FitFPGA.tar.gz?dl=0

Origianl dir (Simeon/) Added my_FitTools.h :fit func for minuit w/o root lib fw_FitTools.h : fit func with minimizer In liveFit.cpp -IMinuit was added to compile command. int fitmethod=2; //0:original, 1:fwfunc+minuit 2:fwfunc_fwmini

FWFit02/ Codes are only fw_fitTools.cpp and tb_fw_fitTools.cpp How to run: Open vivado_hls -> new project (set name and FPGA) \rightarrow add source(fw_fit...) \rightarrow add test bench(tb_...) \rightarrow project setting set fw_fit... as Top module \rightarrow run C simulation (very slow) -> run C Synthesis ss in next page

Mytest/ (not usefull) Pseudo.cc : pseudo data test Mytest.cc : single event test

File Edit Project Solution Window He	Vivado HLS 2019.2.1 - FWFit02 (/home/kimu	ra/FW/Fit02)	
			Debug 🖉 Synthesis or Analysis
🖒 Explorer 11 🤌 🖛 🗆	Synthesis(solution1)(fw_binned_csynth.rpt) II	🗢 🗖 🕃 Outline # 💷 Directive	
S PWFit02 Surce Source	Synthesis Report for 'fw_binned' General Information	General Information Performance Estimates Timing Laterry	
ig tw_nt tools.cpp • @ Test Bench	Date: Tue Nov 30 23:29:25 2021 Version: 2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019) Project: FWFit02 Solution: solution1 Product family: virtexuplus Target device: xcvu37p-fsvh2892-3-e	Loorky Loorky Utilization Estimates Summary Detail Linterface Summary	
 csim build report misc wreflog wreflog wrhdl systemc systemc vreflog vreflog vreflog systemc wreflog 	Performance Estimates © Timing Image: Summary Clock Target EstimatedUncertainty ap_cik(10.00 rs 9.032 rs 1.25 rs) Image: Summary Image: Summary		
	Console II O Errors & Warnings 'IE DRCs & Search		
	Wildo HLS Console		

1 item selected

🔄 🖬 Terminal

Applications Places System ::: 1000

5

Terminal

I Terminal

Vivado HLS 2019.2.1 - ...

🚨 📫 🔓 🤹 🚟 Wed 1 Dec, 17:33