A	2-TE-0102-023-13-C	THIS DRAWING CONFORMS TO B.S. 3939							

DECOUPLING FOR DRIVERS

SIZE=8B ? 100N +/-10%

SIZE=2B ? 4U7 +/-10%

100N - PINS 1,8,15,22

10N - PIN 3

4U7 - PIN 1

PECL CLOCK DRIVERS

U88 100E111

U89 100E111

U83 100ELT20

U61 100ELT20

PL125 A PCLKB 7

R104 270R, R103 270R

PLACE R103 AND R104 CLOSE TO U61

R113 100R 5%

PLACE AT END OF DIFF PAIR LINE

C62 10N +/-10%, C55 10N +/-10%

R102 270R, R101 270R

RN11 270R, RN15 270R, RN19 270R, RN20 270R, RN17 270R, RN13 270R

RN12 270R, RN16 270R, RN21 270R, RN22 270R, RN18 270R, RN14 270R

CLK40+SLOT<5> CLK40+SLOT<5>
CLK40+SLOT<14> CLK40+SLOT<14>
CLK40+SLOT<6> CLK40+SLOT<6>
CLK40+SLOT<15> CLK40+SLOT<15>
CLK40+SLOT<7> CLK40+SLOT<7>
CLK40+SLOT<16> CLK40+SLOT<16>
CLK40+SLOT<8> CLK40+SLOT<8>
CLK40+SLOT<17> CLK40+SLOT<17>
CLK40+SLOT<9> CLK40+SLOT<9>

CLK40+SLOT<18> CLK40+SLOT<18>
CLK40+SLOT<10> CLK40+SLOT<10>
CLK40+SLOT<19> CLK40+SLOT<19>
CLK40+SLOT<11> CLK40+SLOT<11>
CLK40+SLOT<20> CLK40+SLOT<20>
CLK40+SLOT<12> CLK40+SLOT<12>
CLK40+SLOT<21> CLK40+SLOT<21>
CLK40+SLOT<13> CLK40+SLOT<13>
VUPARM+ VUPARM+
VUPARM- VUPARM-

BACKPLANE BUS DRIVER A

U94 74ABTS74

NTTCOUT<7> TTCA<7>
NTTCOUT<6> TTCA<6>
NTTCOUT<5> TTCA<5>
NTTCOUT<4> TTCA<4>
NTTCOUT<3> TTCA<3>
NTTCOUT<2> TTCA<2>
NTTCOUT<1> TTCA<1>
NTTCOUT<0> TTCA<0>

TTCCLKB, NTIMOUTEN

C67 100N +/-10%, C64 4U7 +/-10%

BACKPLANE BUS DRIVER B

U95 74ABTS74

NTTCOUT<7> TTCB<7>
NTTCOUT<6> TTCB<6>
NTTCOUT<5> TTCB<5>
NTTCOUT<4> TTCB<4>
NTTCOUT<3> TTCB<3>
NTTCOUT<2> TTCB<2>
NTTCOUT<1> TTCB<1>
NTTCOUT<0> TTCB<0>

PL186, PL185, TTCCLKB, NTIMOUTEN

C66 100N +/-10%, C63 4U7 +/-10%

R111 4K7 5% 0805

U98 100ELT21

CLK40+, CLK40-, PL188, PL189, R114 100R 5%

PL181, PL197

C310 100N +/-10%

CLOCK BUFFERS AND DRIVERS

U42 74FS41 TS DIP

CLK_0C, NCLR_0B → CLK00, CLK0

U53 74ABTS41 TS

CLKINB1 → CLKIN

BUSYOUTB, OA_RST → BUSYOUT, OA_RESET

U62 74ABTS41 TS

CLK2, CLK3, CLK4, CLK5, CLK6, CLK7 → DL4OUTB

U60 74ABTS41 TS

DL4OUTB → DL4OUT

SACLKLED → CLKINB1

TTCCLKIN, BCCLKLED → BCCLK1B

U63 74ABTS41 TS

BCCLK1B → CLOCK40DES1

BCCLK2B → CLOCK40DES2

U51 74ABTS41 TS

NENTTCCLK → NTTC_CLK_MODE

BCCLK1B

U52 74ABTS41 TS

MCLK1 → DL1OUT

NSA_CLK_MODE

U50 74ABTS41 TS

TRIG_CLK → DL4OUTB

CLKINB4 → DL2OUTB

TTCCLKB, EXTCLKOUT

U49 74ABTS41 TS

PCLKB → MCLK1

DL2OUTB → DL2OUT

CLKINB2

DECOUPLING

SIZE=8B ? 100N +/-10%

SIZE=2B ? 470N +/-10%

ISSUE	DATE	MOD NO.	DRN BY.	CHKD.	APPD.	STATUS
C	28-02-2002	TE210	D. J. BECKETT	M. POSTRANECKY	M. POSTRANECKY	
B	31-07-2001	TE 198	D. J. BECKETT	M. POSTRANECKY	M. POSTRANECKY	
A	14-12-1999	- - - -	D. J. BECKETT	M. POSTRANECKY	M. POSTRANECKY	

USED ON ATLAS SCT

© CCLRC 2002

CCLRC COUNCIL FOR THE CENTRAL LABORATORY OF THE RESEARCH COUNCILS
RUTHERFORD APPLETON LABORATORY, CHILTON, OXON OX11 0QX.

TITLE

PC3162M CIRCUIT

TTC INTERFACE MODULE (TIM-1)

02-02

A 2-TE-0102-023-13-C

TOTAL NO. OF SHEETS 17

A 2-TE-0102-023-13-C