




---




54-03






BOUNDARY SCAN CHAIN



FPGA POWER AND DECOUPLING



B	13-02-2004	TE238	D. J. BECKETT	M. POSTRANECKY	M. POSTRANECKY	PROVISIONAL
A	23-05-2003	- - - -	D. J. BECKETT	M. POSTRANECKY	M. POSTRANECKY	
ISSUE	DATE	MOD NO.	DRN BY.	CHKD.	APPD.	STATUS
USED ON ATLAS SCT					© CCLRC 2003	
CCLRC RUTHERFORD APPLETON LABORATORY, CHILTON, OXON OX11 0QX. COUNCIL FOR THE CENTRAL LABORATORY OF THE RESEARCH COUNCILS						
TITLE PC3216M CIRCUIT TTC INTERFACE MODULE (TIM-3) 54-03						
A2-TE-0102-044-04-B						

A

---

B

---

C

---

D









---

E

---

F

## VME DELAYS AND BASE SELECT



USED ON ATLAS SCT © CCLRC 2003

TITLE
-------




TITLE
-------

PC3216M	CIRCUIT
---------	---------

TTC INTERFACE MODULE (TIM-3) 54-03


A2-TE-0102-044-05-B

## LV SIGNAL BUFFERS




TOTAL NO. OF SHEETS	16
---------------------	----

DL4 - TIM SETUP DELAY



DELAY 9-41USEC IN STEPS OF 0.5USEC


DL2 - ROD SETUP DELAY FOR TTC OUTPUTS




DELAY 9-41USEC IN STEPS OF 0.5USEC

SERIAL NUMBER REGISTER


DL1 - SACLK DELAY





DELAY 9-41USEC IN STEPS OF 0.5USEC



REMOVE RESISTORS  
TO ENCODE  
SERIAL NUMBER



B	13-02-2004	TE238	D. J. BECKETT	M. POSTRANECKY	M. POSTRANECKY	PROVISIONAL
A	23-05-2003	- - - -	D. J. BECKETT	M. POSTRANECKY	M. POSTRANECKY	
ISSUE	DATE	MOD NO.	DRN BY.	CHKD.	APPD.	STATUS
USED ON ATLAS SCT					© CCLRC 2003	
CCLRC COUNCIL FOR THE CENTRAL LABORATORY RUTHERFORD APPLETON LABORATORY, CHILTON, OXON OX11 0QX. OF THE RESEARCH COUNCILS						
TITLE PC3216M CIRCUIT TTC INTERFACE MODULE (TIM-3)						
54-03						
A2-TE-0102-044-07-B						

[illegible][illegible][illegible][illegible]

	1	2	3	4	5	6	7	8	9	10
A	2-TE-0102-044-08-B		THIS DRAWING CONFORMS TO B.S. 3939							

### TRIGGER WINDOW - VERS B

TRIG WINDOW SETUP

DELAY 9-41USEC IN STEPS OF 0.5USEC

TRIG WINDOW DELAY

DELAY 9-41USEC IN STEPS OF 0.5USEC

TRIG WINDOW SIZE

DELAY 9-41USEC IN STEPS OF 0.5USEC

SIZE COMPENSATION

DECOUPLING

B	13-02-2004	TE23B	D. J. BECKETT	M. POSTRANECKY	M. POSTRANECKY	PROVISIONAL
A	23-05-2003	- - -	D. J. BECKETT	M. POSTRANECKY	M. POSTRANECKY	
ISSUE	DATE	MOD NO.	DRN BY.	CHKD.	APPD.	STATUS

USED ON ATLAS SCT

© CCLRC 2003

CCLRC  
COUNCIL FOR THE CENTRAL LABORATORY RUTHERFORD APPLETON LABORATORY, CHILTON, OXON OX11 0QX.  
OF THE RESEARCH COUNCILS

TITLE

PC3216M CIRCUIT

TTC INTERFACE MODULE (TIM-3)

S4-03









A2-TE-0102-044-08-B

TOTAL NO. OF SHEETS 15


[illegible][illegible]



## LED DISPLAYS DS11-DS18 (62USEC)



## DECOUPLING



B	13-02-2004	TE236	D. J. BECKETT	M. POSTRANECKY	M. POSTRANECKY	PROVISIONAL
A	23-05-2003	- - - -	D. J. BECKETT	M. POSTRANECKY	M. POSTRANECKY	
ISSUE	DATE	MOD NO.	DRN BY.	CHKD.	APPD.	STATUS



USED ON	ATLAS SCT	© CCLRC 2003
---------	-----------	--------------

CCLRC  
COUNCIL FOR THE CENTRAL LABORATORY  
OF THE RESEARCH COUNCILS

RUTHERFORD APPLETON LABORATORY, CHILTON, OXON OX11 0QX.

TITLE	PC3216M	CIRCUIT
	TTC INTERFACE MODULE (TIM-3)	54-03







B	13-02-2004	TE236	D. J. BECKETT	M. POSTRANECKY	M. POSTRANECKY	PROVISIONAL
A	23-05-2003	- - -	D. J. BECKETT	M. POSTRANECKY	M. POSTRANECKY	
ISSUE	DATE	MOD NO.	DRN BY.	CHKD.	APPD.	STATUS

USED ON	ATLAS SCT	© CCLRC 2003
---------	-----------	--------------

CCLRC  
COUNCIL FOR THE CENTRAL LABORATORY OF THE RESEARCH COUNCILS

TITLE	PC3216M	CIRCUIT
	TTC INTERFACE MODULE (TIM-3)	54-03







CCLRC  
COUNCIL FOR THE CENTRAL LABORATORY OF THE RESEARCH COUNCILS



RUTHERFORD APPLETON LABORATORY, CHILTON, OXON OX11 0QX.

A2-TE-0102-044-12-B

BUSY RECEIVER + DRIVER



B	13-02-2004	TE238	D. J. BECKETT	M. POSTRANECKY	M. POSTRANECKY	PROVISIONAL
A	23-05-2003	- - -	D. J. BECKETT	M. POSTRANECKY	M. POSTRANECKY	
ISSUE	DATE	MOD NO.	DRN BY.	CHKD.	APPD.	STATUS
USED ON					© CCLRC 2003	
ATLAS SCT						
CCLRC						
COUNCIL FOR THE CENTRAL LABORATORY RUTHERFORD APPLETON LABORATORY, CHILTON, OXON OX11 0QX.						
OF THE RESEARCH COUNCILS						
TITLE						
PC3216M						
CIRCUIT						
TTC INTERFACE MODULE (TIM-3)						
54-03						
A2-TE-0102-044-13-B						





USED ON ATLAS SCT © CCLRC 2003


CCLRC COUNCIL FOR THE CENTRAL LABORATORY OF THE RESEARCH COUNCILS. RUTHERFORD APPLETON LABORATORY, CHILTON, OXON OX11 0QX.

TITLE	PC3216M	CIRCUIT
	TTC INTERFACE MODULE (TIM-3)	54-03

EXT. INPUTS B - ECL




EXT. OUTPUTS B - ECL



B	13-02-2004	TE238	D. J. BECKETT	M. POSTRANECKY	M. POSTRANECKY	PROVISIONAL
A	23-05-2003	- - - -	D. J. BECKETT	M. POSTRANECKY	M. POSTRANECKY	
ISSUE	DATE	MOD NO.	DRN BY.	CHKD.	APPD.	STATUS
USED ON					ATLAS SCT	
					© CCLRC 2003	
CCLRC						
COUNCIL FOR THE CENTRAL LABORATORY RUTHERFORD APPLETON LABORATORY, CHILTON, OXON OX11 0QX.						
OF THE RESEARCH COUNCILS						
TITLE						
PC3216M CIRCUIT						
TTC INTERFACE MODULE (TIM-3)						
54-03						
A2-TE-0102-044-15-B						

F	
---	--



TOTAL NO. OF SHEETS	16
---------------------	----