


Electronic Instrumentation



User Manual UM4868 740 DPP-QDC Registers Register Description for 740 DPP-QDC Rev. 2 - June 16th, 2017

Purpose of this Manual

The User Manual contains the full description of the DPP-QDC firmware registers for 740 family series. The description is compliant with the DPP-QDC firmware revision **4.15_135.10**. For future release compatibility check in the firmware history files.

Change Document Record

Date	Revision	Changes
November 24 th , 2015	00	Initial Release
October 5 th , 2016	01	Modified attribute for register DPP Algorithm Control. Improved overall registers description.
June 16 th , 2017	02	Modified attribute for register Record Length. Modified register name Individual Trigger Threshold of Group n Sub Channel m. Added register Group n Low Channels DC Offset Individual Correction and Group n High Channels DC Offset Individual Correction.

Symbols, abbreviated terms and notation

ADC	Analog-to-Digital Converter
AMC	ADC & Memory Controller
DAQ	Data Acquisition
DAC	Digital-to-Analog Converter
DC	Direct Current
DPP	Digital Pulse Processing
DPP-QDC	DPP for Charge to Digital Converter
DPP-PHA	DPP for Pulse Height Analysis
DPP-PSD	DPP for Pulse Shape Discrimination
LVDS	Low-Voltage Differential Signal
ROC	ReadOut Controller
USB	Universal Serial Bus

CAEN S.pA. Via Vetraia, 11 55049 Viareggio (LU) - ITALY Tel. +39.0584.388.398 Fax +39.0584.388.959 info@caen.it www.caen.it ©CAEN SpA – 2017

Disclaimer

No part of this manual may be reproduced in any form or by any means, electronic, mechanical, recording, or otherwise, without the prior written permission of CAEN SpA.

The information contained herein has been carefully checked and is believed to be accurate; however, no responsibility is assumed for inaccuracies. CAEN SpA reserves the right to modify its products specifications without giving any notice; for up to date information please visit www.caen.it.

MADE IN ITALY: We stress the fact that all the boards are made in Italy because in this globalized world, where getting the lowest possible price for products sometimes translates into poor pay and working conditions for the people who make them, at least you know that who made your board was reasonably paid and worked in a safe environment. (this obviously applies only to the boards marked "MADE IN ITALY", we cannot attest to the manufacturing process of "third party" boards).



Index

Pu	rpose of this Manual	2
Ch	ange document record	2
Sy	mbols, abbreviated terms and notation	2
1	Registers and Data Format	6
	Register Address Map	6
	Gate Width	9
	Gate Offset	10
	Fixed Baseline	11
	Pre Trigger	12
	DPP Algorithm Control	13
	Trigger Hold-Off Width	15
	Shaped Trigger Width	16
	AMC Firmware Revision	17
	DC Offset	18
	Channel Enable Mask of Group n	19
	Group n Low Channels DC Offset Individual Correction	20
	Group n High Channels DC Offset Individual Correction	21
	Individual Trigger Threshold of Group n Sub Channel m	22
	Board Configuration	23
	Aggregate Organization	24
	Number of Events per Aggregate	25
	Record Length	26
		27
		29
	Software Trigger	30
	Global Trigger Mask	31
	Front Panel TRG-OUT (GPO) Enable Mask	32
		33
	Front Panel I/O Control	34
	Group Enable Mask	37
	ROC FPGA Firmware Revision	38
	Voltage Level Mode Configuration	39
		39 40
		40
	Board Info	41
	Analog Monitor Mode	
	Event Size	43
	Time Bomb Downcounter	44
	Fan Speed Control Sector	45
	Run/Start/Stop Delay	46
	Board Failure Status	47
	Disable External Trigger	48
	Front Panel LVDS I/O New Features	49
	Readout Control	50
	Readout Status	51
	Board ID	52
	MCST Base Address and Control	53
	Relocation Address	54
	Interrupt Status/ID	55
	Interrupt Event Number	56

Aggregate Number per BLT
Scratch
Software Reset
Software Clear
Configuration Reload
Configuration ROM Checksum
Configuration ROM Checksum Length BYTE 2
Configuration ROM Checksum Length BYTE 1
Configuration ROM Checksum Length BYTE 0
Configuration ROM Constant BYTE 2
Configuration ROM Constant BYTE 1
Configuration ROM Constant BYTE 0
Configuration ROM C Code
Configuration ROM R Code
Configuration ROM IEEE OUI BYTE 2
Configuration ROM IEEE OUI BYTE 1
Configuration ROM IEEE OUI BYTE 0
Configuration ROM Board Version
Configuration ROM Board Form Factor
Configuration ROM Board ID BYTE 1
Configuration ROM Board ID BYTE 0
Configuration ROM PCB Revision BYTE 3
Configuration ROM PCB Revision BYTE 2
Configuration ROM PCB Revision BYTE 1
Configuration ROM PCB Revision BYTE 0
Configuration ROM FLASH Type
Configuration ROM Board Serial Number BYTE 1
Configuration ROM Board Serial Number BYTE 0
Configuration ROM VCXO Type

1 Registers and Data Format

All registers described in the User Manual are 32-bit wide. In case of VME access, A24 and A32 addressing mode can be used.

Register Address Map

The table below reports the complete list of registers that can be accessed by the user. The register names in the first column can be clicked to be redirected to the relevant register description. The register address is reported on the second column as a hex value. The third column indicates the allowed register access mode, where:

- R **Read only**. The register can be accessed in read only mode.
- W Write only. The register can be accessed in write only mode.
- R/W Read and write. The register can be accessed both in read and write mode.

According to the attribute reported in the fourth column, the following choices are available:

- G Group register. In case of 740 and 742 digitizer families, some registers manage groups of channels. Group registers have M instances, where M is the total number of groups. Write access can be performed in single group mode (one group at a time) or broadcast (simultaneous write access to all groups). Read command must be in single group mode. Single group access can be performed at address 0x1nXY, where n identifies the nth group, while broadcast write can be performed at the address 0x80XY. For example:
 - access to address 0x1320 to read/write register 0x1n20 for group 3 of the board. In case
 of 740 and 742 board, group 3 corresponds to channels from 24 to 31 (8 channels per
 group). The same value is applied to all channels in the same group.
 - to write the same value for all groups in the board, access to 0x8020 (broadcast write). To read the corresponding value, access to the individual address 0x1n20.
- C **Common register**. Register with this attribute has a single instance, therefore read and write access can be performed at address 0x80XY only.

Register Name	Address	Mode	Attribute
Gate Width	0x1n30, 0x8030	R/W	G
Gate Offset	0x1n34, 0x8034	R/W	G
Fixed Baseline	0x1n38, 0x8038	R/W	G
Pre Trigger	0x1n3C, 0x803C	R/W	G
DPP Algorithm Control	0x1n40, 0x8040	R/W	G
Trigger Hold-Off Width	0x1n74, 0x8074	R/W	G
Shaped Trigger Width	0x1n78, 0x8078	R/W	G
AMC Firmware Revision	0x1n8C	R	G
DC Offset	0x1n98, 0x8098	R/W	G
Channel Enable Mask of Group n	0x1nA8, 0x80A8	R/W	G
Group n Low Channels DC Offset Individual Correction	0x1nC0, 0x80C0	R/W	G
Group n High Channels DC Offset Individual Correction	0x1nC4, 0x80C4	R/W	G
Individual Trigger Threshold of Group n Sub Channel m	0x1nD0 + (4m), 0x80D0 + (4m)	R/W	G
Board Configuration	0x8000, 0x8004 (BitSet), 0x8008 (BitClear)	R/W	С
Aggregate Organization	0x800C	R/W	С
Number of Events per Aggregate	0x8020	R/W	С
Record Length	0x8024	R/W	С
Acquisition Control	0x8100	R/W	С
Acquisition Status	0x8104	R	C
Software Trigger	0x8108	W	С
Global Trigger Mask	0x810C	R/W	С
Front Panel TRG-OUT (GPO) Enable Mask	0x8110	R/W	С
LVDS I/O Data	0x8118	, R/W	C
Front Panel I/O Control	0x811C	, R/W	C
Group Enable Mask	0x8120	, R/W	C
ROC FPGA Firmware Revision	0x8124	R	C
Voltage Level Mode Configuration	0x8138	R/W	C
Software Clock Sync	0x813C	Ŵ	C
Board Info	0x8140	R	C
Analog Monitor Mode	0x8144	R/W	C
Event Size	0x814C	R	С
Time Bomb Downcounter	0x8158	R	C
Fan Speed Control	0x8168	R/W	C
Run/Start/Stop Delay	0x8170	R/W	C
Board Failure Status	0x8178	R	C
Disable External Trigger	0x817C	R/W	C
Front Panel LVDS I/O New Features	0x81A0	R/W	C
Readout Control	0xEF00	R/W	C
Readout Status	0xEF04	R	C
Board ID	0xEF08	R/W	C
MCST Base Address and Control	0xEF0C	R/W	C
Relocation Address	0xEF10	R/W	C
Interrupt Status/ID	0xEF14	R/W	C
Interrupt Event Number	0xEF18	R/W	C
Aggregate Number per BLT	0xEF1C	R/W	C
Scratch	0xEF20	R/W	C
Software Reset	0xEF24	W	C
Software Clear	0xEF28	W	C
Configuration Reload	0xEF34	W	C
Configuration ROM Checksum	0xF000	R	C
Configuration ROM Checksum Length BYTE 2	0xF004	R	C
Configuration ROM Checksum Length BYTE 1	0xF004	R	C
Configuration ROM Checksum Length BYTE 1	0xF00C	R	C
Configuration ROM Constant BYTE 2	0xF010	R	C

Configuration ROM Constant BYTE 1	0xF014	R	C
Configuration ROM Constant BYTE 0	0xF018	R	C
Configuration ROM C Code	0xF01C	R	C
Configuration ROM R Code	0xF020	R	C
Configuration ROM IEEE OUI BYTE 2	0xF024	R	C
Configuration ROM IEEE OUI BYTE 1	0xF028	R	C
Configuration ROM IEEE OUI BYTE 0	0xF02C	R	C
Configuration ROM Board Version	0xF030	R	C
Configuration ROM Board Form Factor	0xF034	R	C
Configuration ROM Board ID BYTE 1	0xF038	R	C
Configuration ROM Board ID BYTE 0	0xF03C	R	C
Configuration ROM PCB Revision BYTE 3	0xF040	R	C
Configuration ROM PCB Revision BYTE 2	0xF044	R	C
Configuration ROM PCB Revision BYTE 1	0xF048	R	C
Configuration ROM PCB Revision BYTE 0	0xF04C	R	C
Configuration ROM FLASH Type	0xF050	R	C
Configuration ROM Board Serial Number BYTE 1	0xF080	R	C
Configuration ROM Board Serial Number BYTE 0	0xF084	R	C
Configuration ROM VCXO Type	0xF088	R	C

Gate Width

Sets the Gate width for the charge integration used in the energy spectra calculation

Address	0x1n30, 0x8030
Mode	R/W
Attribute	G

Bit	Description
[11:0]	Number of samples for the Gate width. Each sample corresponds to 16 ns.
[31:12]	Reserved

Gate Offset

Corresponds to the shift in time of the integration gate position with respect to the trigger

Address	0x1n34, 0x8034
Mode	R/W
Attribute	G

Bit	Description
[11:0]	Number of samples for the Gate Offset width. Each sample corresponds to 16 ns.
[31:12]	Reserved

Fixed Baseline

The baseline calculation can be performed either dynamically or statically. In the first case the user can set the samples of the moving average window through register 0x1n40. In the latter case the user must disable the automatic baseline calculation through bits[22:20] of register 0x1n40 and set the desired value of fixed baseline through this register. The baseline value then remains constant for the whole acquisition. Note: This register is ignored in case of dynamic calculation.

Address	0x1n38, 0x8038
Mode	R/W
Attribute	G

Bit	Description
[11:0]	Value of Fixed Baseline in LSB counts
[31:12]	Reserved

Pre Trigger

The Pre Trigger defines the number of samples before the trigger in the waveform saved into memory.

Address	0x1n3C, 0x803C
Mode	R/W
Attribute	G

Bit	Description
	Number of samples Ns of the Pre Trigger width. The value is expressed in steps of sampling
[11:0]	frequency (16 ns).
	NOTE: the Pre Trigger value must be greater than the Gate Offset value by at least 112 ns.
[31:12]	Reserved

DPP Algorithm Control

Management of the DPP algorithm features

Address	0x1n40, 0x8040
Mode	R/W
Attribute	G

Bit	Description
	Charge Sensitivity: defines how many pC of charge correspond to one channel of the energy
	spectrum. Options are:
	000: 0.16 pC;
	001: 0.32 pC;
[2:0]	010: 0.64 pC;
[2:0]	011: 1.28 pC;
	100: 2.56 pC;
	101: 5.12 pC;
	110: 10.24 pC;
	111: 20.48 pC.
[3]	Reserved
	Internal Test Pulse. It is possible to enable an internal test pulse for debugging purposes. The
[4]	ADC counts are replaced with the built-in pulse emulator. Options are:
["]	0: disabled.
	1: enabled.
	Test Pulse Rate. Set the rate of the built-in test pulse emulator. Options are:
	00: 1 kHz;
[6:5]	01: 10 kHz;
	10: 100 kHz;
	11: 1 MHz.
[7]	Reserved
[8]	Charge Pedestal: when enabled a fixed value of 1024 is added to the charge. This feature is
	useful in case of energies close to zero.
[11:9]	Reserved
	Input smoothing factor n. In case of noisy signal it is possible to apply a smoothing filter,
	where each sample is replaced with the mean value of n previous samples. When enabled,
	the trigger is evaluated on the smoothed samples, while the charge integration will be
	performed on the samples corresponding to the "Analog Probe" selection (bits[13:12] of
	register 0x8000). In any case the output data contains the smoothed samples. Options are:
[14.12]	000: disabled;
[14:12]	001: 2 samples; 010: 4 samples;
	011: 8 samples;
	100: 16 samples;
	101: 32 samples;
	110: 64 samples;
	111: Reserved.
	Pulse Polarity. Options are:
[16]	0: positive pulse;
[]	1: negative pulse.
[17]	Reserved
	Trigger Mode. Options are:
	00: Normal mode. Each channel can self-trigger independently from the other channels.
	01: Paired mode. Each channel of a couple 'n' acquire the event in logic OR between its
[19:18]	self-trigger and the self-trigger of the other channel of the couple. Couple n corresponds to
	channel n and channel n+2;
	10: Reserved.
	11: Reserved.

[22:20]	Baseline Mean. Sets the number of events for the baseline mean calculation. Options are:000: Fixed: the baseline value is fixed to the value set in register 0x1n38;001: 4 samples;010: 16 samples;011: 64 samples.
[23]	Reserved
[24]	 Disable Self Trigger. If disabled, the self-trigger can be still propagated to the TRG-OUT front panel connector, though it is not used by the channel to acquire the event. Options are: 0: self-trigger enabled; 1: self-trigger disabled.
[29:25]	Reserved
[30]	Trigger Hysteresis. The trigger can be inhibited during the trailing edge of a pulse, to avoid re-triggering on the pulse itself. Options are: 0 (default value): enabled; 1: disabled.
[31]	Reserved

Trigger Hold-Off Width

The Trigger Hold-Off is a logic signal of programmable width generated by a channel in correspondence with its local self- trigger. Other triggers are inhibited for the overall Trigger Hold-Off duration

Address	0x1n74, 0x8074
Mode	R/W
Attribute	G

Bit	Description
[15:0]	Set the Trigger Hold-Off width in steps of 16 ns.
[31:16]	Reserved

Shaped Trigger Width

The Shaped Trigger is a logic signal of programmable width generated by a channel in correspondence to its local selftrigger. It is used to propagate the trigger to the other channels of the board and to other external boards, as well as to feed the coincidence trigger logic.

Address	0x1n78, 0x8078
Mode	R/W
Attribute	G

Bit	Description
[15:0]	Set the number of samples for the Shaped Trigger width in trigger clock cycles (16 ns step)
[31:16]	Reserved

AMC Firmware Revision

Returns the DPP firmware revision (mezzanine level). To control the mother board firmware revision see register 0x8124. For example: if the register value is 0xC3218303: - Firmware Code and Firmware Revision are 131.3;

- Build Day is 21;

- Build Month is March;

- Build Year is 2012.

NOTE: since 2016 the build year started again from 0.

Address	0x1n8C
Mode	R
Attribute	G

Bit	Description
[7:0]	Firmware revision number
[15:8]	Firmware DPP code. Each DPP firmware has a unique code.
[19:16]	Build Day (lower digit)
[23:20]	Build Day (upper digit)
[27:24]	Build Month. For example: 3 means March, 12 is December.
[31:28]	Build Year. For example: 0 means 2000, 12 means 2012. NOTE: since 2016 the build year started again from 0.

DC Offset

This register allows to adjust the baseline position (i.e. the 0 Volt) of the input signal on the ADC scale. The ADC scale ranges from 0 to 2^{NBit} - 1, where NBit is the number of bits of the on-board ADC. The DAC controlling the DC Offset has 16 bits, i.e. it goes from 0 to 65535 independently from the NBit value and the board type.

Typically a DC Offset value of 32K (DAC mid-scale) corresponds to about the ADC mid-scale. Increasing values of DC Offset make the baseline decrease. The range of the DAC is about 5% (typ.) larger than the ADC range, hence DAC settings close to 0 and 64K correspond to ADC respectively over and under range.

WARNING: before writing this register, it is necessary to check that bit[2] = 0 at 0x1n88, otherwise the writing process will not run properly!

Address	0x1n98, 0x8098
Mode	R/W
Attribute	G

Bit	Description
[15:0]	DC Offset value in DAC LSB unit.
[31:16]	Reserved

Channel Enable Mask of Group n

Enable/disable selected channels of group n to participate to the event readout. Note: this register must not be modified while the acquisition is running.

Address 0x1nA8, 0x80A8 Mode R/W Attribute G

Bit	Description
	Bit m enables/disables channel m of group n to participate to the event readout. Options are:
[7:0]	0: disabled;
	1: enabled.
[31:8]	Reserved.

Group n Low Channels DC Offset Individual Correction

The DC Offset set through the 0x1n98 register applies commonly to all the channels of the group, but the channel baselines usually result misaligned due to intrinsic offset. In order to align the baselines and so guarantee a trigger threshold setting (0x1n80) effective on all the channels, this register allows to apply a 8-bit positive offset correction to the ADC output value individually for the four low channels of group n.

EXAMPLE: applying a 255 offset value (FF) to channel 2 of group 3 implies writing 0x00FF0000 at register address 0x13C0.

Address	0x1nC0, 0x80C0
Mode	R/W
Attribute	G

Bit	Description
	Individual DC Offset Mask. Options are:
[31:0]	0x000000FF = applies a FF (255) DC offset to the first channel of group n;
	0x0000FF00 = applies a FF (255) DC offset to the second channel of group n;
	0x00FF0000 = applies a FF (255) DC offset to the third channel of group n;
	0xFF000000 = applies a FF (255) DC offset to the fourth channel of group n.
	NOTE: this register is supported from AMC FPGA default firmware revision 135.9 on.

Group n High Channels DC Offset Individual Correction

According to what described for 0x1nC0, this register allows to apply a 8-bit positive offset correction to the ADC output value individually for the four high channels of group n. EXAMPLE: applying a 255 offset correction (FF) to channel 6 of group 5 implies writing 0x0000FF00 at register address 0x16C4.

Address 0x1nC4, 0x80C4 Mode R/W Attribute G

Bit	Description
[31:0]	Individual DC Offset Mask. Options are: 0x000000FF = applies a FF (255) offset correction to the fifth channel of group n; 0x0000FF00 = applies a FF (255) offset correction to the sixth channel of group n; 0x00FF0000 = applies a FF (255) offset correction to the seventh channel of group n; 0xFF000000 = applies a FF (255) offset correction to the eighth channel of group n.
	NOTE: this register is supported from AMC FPGA default firmware revision 135.9 on.

Individual Trigger Threshold of Group n Sub Channel m

Set the individual trigger threshold for sub-channel m of group n, where m = 0, ..., 7, and n = 0, ..., 3 (n = 0, ..., 7) in case of DT/NIM (VME/VX64). The trigger threshold can be set individually for each channel of the board to optimize the system performances.

Address	0x1nD0 + (4m), 0x80D0 + (4m)
Mode	R/W
Attribute	G

Bit	Description
[11:0]	Set the number of LSB counts for the Trigger Threshold, where 1 LSB = 0.49 mV for 740 series. The threshold is referred to the baseline level.
[31:12]	Reserved

Board Configuration

This register contains general settings for the board configuration.

Address	0x8000, 0x8004 (BitSet), 0x8008 (BitClear)
Mode	R/W
Attribute	С

Bit	Description
[3:0]	Reserved: must be 0
[4]	Reserved: must be 1.
[7:5]	Reserved: must be 0
[8]	Individual trigger: must be 1
[11:9]	Reserved: must be 0
	Analog Probe: Selects which signal is associated to the Analog trace in the readout data.
	Options are:
[13:12]	00: Input;
	01: Smoothed Input;
	10: Baseline;
	11: Reserved.
[15:14]	Reserved: must be 0
	Waveform Recording: enables the data recording of the waveform. The user must define the
[16]	number of samples to be saved in the Record Length 0x1n24 register. Options are:
	0: disabled;
	1: enabled.
	Extras Recording: when enabled the EXTRAS word is saved into the event data. Refer to the
	"Channel Aggregate Data Format" chapter of the DPP User Manual for more details about the
[17]	EXTRAS word. Options are:
	0: disabled;
	1: enabled.
[18]	Time Stamp Recording: must be 1
[19]	Charge Recording: must be 1
[21:20]	External Trigger mode. The external trigger mode on TRG-IN connector can be used according
	to the following options:
	00: Trigger;
[21.20]	01: Veto;
	10: Anti-Veto;
	11: Reserved.
[31:22]	Reserved: must be 0

Aggregate Organization

The internal memory of the digitizer can be divided into a programmable number of aggregates, where each aggregate contains a specific number of events. This register defines how many aggregates can be contained in the memory. Note: this register must not be modified while the acquisition is running.

Address 0x800C Mode R/W Attribute C

Bit	Description
[3:0]	Aggregate Organization Nb: the number of aggregates is equal to N_aggr = 2 ^{Nb} . The corresponding values of Nb and N_aggr are: Nb: N_aggr 0x0: 1 0x1: 2 0x2: 4 0x3: 8 0x4: 16 0x5: 32 0x6: 64 0x7: 128 0x8: 256 0x9: 512 0xA: 1024
[31:4]	Reserved: must be 0

Number of Events per Aggregate

The board has a fixed amount of RAM memory to save the events. The memory is divided into a programmable number of buffer, called "aggregates", whose number of events can be programmed by this register.

Address 0x8020 Mode R/W Attribute C

Bit	Description
[10:0]	Number of events per aggregate
[31:11]	Reserved

Record Length

Sets the record length for the waveform acquisition

Address	0x8024
Mode	R/W
Attribute	С

Bit	Description
[12:0]	Number of samples (Ns) for the waveform acquisition. Each sample corresponds to 16 ns.
[31:13]	Reserved

Acquisition Control

This register manages the acquisition settings.

Address	0x8100
Mode	R/W
Attribute	С

Bit	Description
	Start/Stop Mode Selection (default value is 00).
	Options are:
	00 = SW CONTROLLED. Start/stop of the run takes place on software command by
	setting/resetting bit[2] of this register;
	01 = S-IN/GPI CONTROLLED (S-IN for VME, GPI for Desktop/NIM). If the acquisition is armed
	(i.e. bit[2] = 1), then the acquisition starts when S-IN/GPI is asserted and stops when S-IN/GPI
[1:0]	returns inactive. If bit[2] = 0, the acquisition is always off;
[1:0]	10 = FIRST TRIGGER CONTROLLED. If the acquisition is armed (i.e. bit[2] = 1), then the run
	starts on the first trigger pulse (rising edge on TRG-IN); this pulse is not used as input trigger,
	while actual triggers start from the second pulse. The stop of Run must be SW controlled (i.e.
	bit[2] = 0);
	11 = LVDS CONTROLLED (VME only). It is like option 01 but using LVDS (RUN) instead of S-IN.
	The LVDS can be set using registers 0x811C and 0x81A0.
	Acquisition Start/Arm (default value is 0).
	When bits[1:0] = 00, this bit acts as a Run Start/Stop. When bits[1:0] = 01, 10, 11, this bit
	arms the acquisition and the actual Start/Stop is controlled by an external signal.
[2]	Options are:
	0 = Acquisition STOP (if bits[1:0]=00); Acquisition DISARMED (others);
	1 = Acquisition RUN (if bits[1:0]=00); Acquisition ARMED (others).
	Trigger Counting Mode (default value is 0). Through this bit it is possible to count the reading
	requests from channels to mother board. The reading requests may come from the following
[3]	options:
	0 = accepted triggers from combination of channels;
	1 = triggers from combination of channels, in addition to TRG-IN and SW TRG.
[5:4]	Reserved
	PLL Reference Clock Source (Desktop/NIM only). Default value is 0.
	Options are:
[6]	0 = internal oscillator (50 MHz);
	1 = external clock from front panel CLK-IN connector.
	NOTE: this bit is reserved in case of VME boards.
[7]	Reserved.
	LVDS I/O Busy Enable (VME only). Default value is 0.
	The LVDS I/Os can be programmed to accept a Busy signal as input, or to propagate it as
	output.
	Options are:
[8]	0 = disabled;
	1 = enabled.
	NOTE: this bit is supported only by VME boards and meaningful only if the LVDS new features
	are enabled (bit[8]=1 of register 0x811C). Register 0x81A0 should also be configured for
	nBusy/nVeto.
[9]	LVDS I/O Veto Enable (VME only). Default value is 0.
	The LVDS I/Os can be programmed to accept a Veto signal as input, or to transfer it as output.
	Options are: 0 = disabled (default);
	1 = enabled.
	NOTE: this bit is supported only by VME boards and meaningful only if the LVDS new features
	are enabled (bit[8]=1 of register 0x811C). Register 0x81A0 should also be configured for
	nBusy/nVeto.
[10]	Reserved.
[10]	neserveu.

[11]	LVDS I/O RunIn Enable Mode (VME only). Default value is 0. The LVDS I/Os can be programmed to accept a RunIn signal as input, or to transfer it as output. Options are: 0 = starts on RunIn level (default); 1 = starts on RunIn rising edge. NOTE: this bit is supported only by VME boards and meaningful only if the LVDS new features are enabled (bit[8]=1 of register 0x811C). Register 0x81A0 must also be configured for nBusy/nVeto.
[31:12]	Reserved.

Acquisition Status

This register monitors a set of conditions related to the acquisition status.

Address	0x8104
Mode	R
Attribute	С

Bit	Description
[1:0]	Reserved.
[2]	Acquisition Status. It reflects the status of the acquisition and drivers the front panel 'RUN' LED. Options are:
[2]	0 = acquisition is stopped ('RUN' is off);
	1 = acquisition is running ('RUN' lits).
	Event Ready. Indicates if any events are available for readout.
	Options are:
[3]	0 = no event is available for readout;
	1 = at least one event is available for readout.
	NOTE: the status of this bit must be considered when managing the readout from the digitizer.
	Event Full. Indicates if at least one channel has reached the FULL condition.
[4]	Options are:
	0 = no channel has reached the FULL condition;
	1 = the maximum number of events to be read is reached.
	Clock Source. Indicates the clock source status.
[5]	Options are:
	0 = internal (PLL uses the internal 50 MHz oscillator as reference);
[6]	1 = external (PLL uses the external clock on CLK-IN connector as reference).
[6]	Reserved.
	PLL Unlock Detect. This bit flags a PLL unlock condition. Options are:
[7]	0 = PLL has had an unlock condition since the last register read access;
[/]	1 = PLL has not had any unlock condition since the last register read access,
	NOTE: flag can be restored to 1 via read access to register 0xEF04.
	Board Ready. This flag indicates if the board is ready for acquisition (PLL and ADCs are
	correctly synchronised).
	Options are:
[0]	0 = board is not ready to start the acquisition;
[8]	1 = board is ready to start the acquisition.
	NOTE: this bit should be checked after software reset to ensure that the board will enter
	immediately in run mode after the RUN mode setting; otherwise, a latency between RUN
	mode setting and Acquisition start might occur.
[14:9]	Reserved.
[15]	S-IN (VME boards) or GPI (DT/NIM boards) Status. Reads the current logical level on S-IN (GPI) front panel connector.
[16]	TRG-IN Status. Reads the current logical level on TRG-IN front panel connector.
[31:17]	Reserved.

Software Trigger

Writing this register causes a software trigger generation which is propagated to all the enabled channels of the board.

Address	0x8108
Mode	W
Attribute	С

Bit	Description
[31:0]	Write whatever value to generate a software trigger.

Global Trigger Mask

This register sets which signal can contribute to the global trigger generation.

Address 0x810C Mode R/W Attribute C

Bit	Description
[28:0]	Reserved
[29]	LVDS Trigger (VME boards only). When enabled, the trigger from LVDS I/O participates to the global trigger generation (in logic OR). Options are: 0 = disabled; 1 = enabled.
[30]	External Trigger (default value is 1). When enabled, the external trigger on TRG-IN participates to the global trigger generation in logic OR with the other enabled signals. Options are: 0 = disabled; 1 = enabled.
[31]	Software Trigger (default value is 1). When enabled, the software trigger participates to the global trigger signal generation in logic OR with the other enabled signals. Options are: 0 = disabled; 1 = enabled.

Front Panel TRG-OUT (GPO) Enable Mask

This register sets which signal can contribute to generate the signal on the front panel TRG-OUT LEMO connector (GPO in case of DT and NIM boards).

Address 0x8110 Mode R/W Attribute C

Bit	Description
[28:0]	Reserved
[29]	 LVDS Trigger Enable (VME boards only). If the LVDS I/Os are programmed as outputs, they can participate in the TRG-OUT (GPO) signal generation. They are in logic OR with the other enabled signals. Options are: 0 = disabled; 1 = enabled.
[30]	External Trigger. When enabled, the external trigger on TRG-IN can participate in the TRG-OUT (GPO) signal generation in logic OR with the other enabled signals. Options are: 0 = disabled; 1 = enabled.
[31]	Software Trigger. When enabled, the software trigger can participate in the TRG-OUT (GPO) signal generation in logic OR with the other enabled signals. Options are: 0 = disabled; 1 = enabled.

LVDS I/O Data

This register allows to readout the logic level of the LVDS I/Os if the LVDS pins are configured as outputs, and to set the logic level of the LVDS I/Os if the pins are configured as inputs (REGISTER mode). NOTE: this register is supported by VME boards only.

Address 0x8118 Mode R/W Attribute C

Bit	Description
[15:0]	LVDS I/O Data (VME boards only). If the LVDS I/O new features are enabled (bit[8] of 0x811C) and REGISTER mode is set (through 0x81A0), this register allows to read/write from the corresponding nth LVDS I/O according to its configuration. A write operation sets the corresponding pin logic state if configured as output, while a read operation returns the logic state of the corresponding pin if configured as input.
[31:16]	Reserved.

Front Panel I/O Control

This register manages the front panel I/O connectors. Default value is 0x000000.

Address	0x811C
Mode	R/W
Attribute	С

Bit	Description
[0]	LEMO I/Os Electrical Level. This bit sets the electrical level of the front panel LEMO
	connectors: TRG-IN, TRG-OUT (GPO in case of DT and NIM boards), S-IN (GPI in case of DT and
	NIM boards).
	Options are:
	0 = NIM I/O levels;
	1 = TTL I/O levels.
[1]	TRG-OUT Enable (VME boards only). Enables the TRG-OUT LEMO front panel connector.
	Options are:
	0 = enabled (default);
	1 = high impedance.
	NOTE: this bit is reserved in case of DT and NIM boards.
	LVDS I/O [3:0] Direction (VME boards only). Sets the direction of the signals on the first 4-pin
	group of the LVDS I/O connector.
[2]	Options are:
[4]	0 = input;
	1 = output.
	NOTE: this bit is reserved in case of DT and NIM boards.
	LVDS I/O [7:4] Direction (VME boards only). Sets the direction of the second 4-pin group of
	the LVDS I/O connector.
[3]	Options are:
	0 = input;
	1 = output.
	NOTE: this bit is reserved in case of DT and NIM boards.
	LVDS I/O [11:8] Direction (VME boards only). Sets the direction of the third 4-pin group of the
	LVDS I/O connector.
[4]	Options are:
	0 = input;
	1 = output.
	NOTE: this bit is reserved in case of DT and NIM boards. LVDS I/O [15:12] Direction (VME boards only). Sets the direction of the fourth 4-pin group of
	the LVDS I/O connector.
	Options are:
[5]	0 = input;
	1 = output.
	NOTE: this bit is reserved in case of DT and NIM boards.
[7:6]	LVDS I/O Signal Configuration (VME boards and LVDS I/O old features only). This configuration
	must be enabled through bit[8] set to 0.
	Options are:
	00 = general purpose I/O;
	01 = programmed I/O;
	10 = pattern mode: LVDS signals are input and their value is written into the header PATTERN
	field;
	11 = reserved.
	NOTE: these bits are reserved in case of DT and NIM boards.

	LVDS I/O New Features Selection (VME boards only).
	Options are:
[8]	0 = LVDS old features;
	1 = LVDS new features.
	The new features options can be configured through register 0x81A0. Please, refer to the
	User Manual for all details.
	NOTE: LVDS I/O New Features option is valid from motherboard firmware revision 3.8 on.
	NOTE: this bit is reserved in case of DT and NIM boards.
	LVDS I/Os Pattern Latch Mode (VME boards only).
[0]	Options are:
	0 = Pattern (i.e. 16-pin LVDS status) is latched when the (internal) global trigger is sent to
[9]	channels, in consequence of an external trigger. It accounts for post- trigger settings and input
	latching delays;
	1 = Pattern (i.e. 16-pin LVDS status) is latched when an external trigger arrives.
	NOTE: this bit is reserved in case of DT and NIM boards.
	TRG-IN control. The board trigger logic can be synchronized either with the edge of the TRG-IN
	signal, or with its whole duration. Note: this bit must be used in conjunction with bit[11] = 0.
[10]	Options are:
	0 = trigger is synchronized with the edge of the TRG-IN signal;
	1 = trigger is synchronized with the whole duration of the TRG-IN signal.
	TRG-IN to Mezzanines (channels).
	Options are:
[44]	0 = TRG-IN signal is processed by the motherboard and sent to mezzanine (default). The
[11]	trigger logic is then synchronized with TRG-IN;
	1 = TRG-IN is directly sent to the mezzanines with no mother board processing nor delay. This
	option can be useful when TRG-IN is used to veto the acquisition.
	NOTE: if this bit is set to 1, then bit[10] is ignored.
[13:12]	Reserved.
	Force TRG-OUT (GPO). This bit can force TRG-OUT (GPO in case of DT and NIM boards) test
	logical level if bit[15] = 1.
[14]	Options are:
	0 = Force TRG-OUT (GPO) to 0;
	1 = Force TRG-OUT (GPO) to 1.
	TRG-OUT (GPO) Mode. Options are:
[15]	0 = TRG-OUT (GPO) is an internal signal (according to bits[17:16]);
[15]	
	1= TRG-OUT (GPO) is a test logic level set via bit[14].
	0x8110;
[17:16]	01 = Motherboard Probes: TRG-OUT/GPO is used to propagate signals of the motherboards
	according to bits[19:18];
	10 = Channel Probes: TRG-OUT/GPO is used to propagate signals of the mezzanines (Channel
	-
	Motherboard Virtual Probe Selection (to be propagated on TRG- OUT/GPO).
	Options are:
	Options are: 00 = RUN/delayedRUN: this is the RUN in case of ROC FPGA firmware rel. less than 4.12. This
	Options are: 00 = RUN/delayedRUN: this is the RUN in case of ROC FPGA firmware rel. less than 4.12. This probe can be selected according to bit[20].
[19:18]	Options are: 00 = RUN/delayedRUN: this is the RUN in case of ROC FPGA firmware rel. less than 4.12. This probe can be selected according to bit[20]. 01 = CLKOUT: this clock is synchronous with the sampling clock of the ADC and this option can
[19:18]	Options are: 00 = RUN/delayedRUN: this is the RUN in case of ROC FPGA firmware rel. less than 4.12. This probe can be selected according to bit[20].
[19:18]	Options are: 00 = RUN/delayedRUN: this is the RUN in case of ROC FPGA firmware rel. less than 4.12. This probe can be selected according to bit[20]. 01 = CLKOUT: this clock is synchronous with the sampling clock of the ADC and this option can
[19:18]	Options are: 00 = RUN/delayedRUN: this is the RUN in case of ROC FPGA firmware rel. less than 4.12. This probe can be selected according to bit[20]. 01 = CLKOUT: this clock is synchronous with the sampling clock of the ADC and this option can be used to align the phase of the clocks in different boards;
[17:16]	TRG-OUT (GPO) Mode Selection. Options are: 00 = Trigger: TRG-OUT/GPO propagates the internal trigger sources according to register 0x8110; 01 = Motherboard Probes: TRG-OUT/GPO is used to propagate signals of the motherboards according to bits[19:18]; 10 = Channel Probes: TRG-OUT/GPO is used to propagate signals of the mezzanines (Channel Signal Virtual Probe); 11 = S-IN (GPI) propagation.
	11 = S-IN (GPI) propagation.
	I Mathematica (Vintual Dueles Calestian /to be presented on TDC, OUT/CDO)
	Options are:
	Options are:
	Options are: 00 = RUN/delayedRUN: this is the RUN in case of ROC FPGA firmware rel. less than 4.12. This probe can be selected according to bit[20].
[19:18]	Options are: 00 = RUN/delayedRUN: this is the RUN in case of ROC FPGA firmware rel. less than 4.12. This probe can be selected according to bit[20]. 01 = CLKOUT: this clock is synchronous with the sampling clock of the ADC and this option can
[19:18]	Options are: 00 = RUN/delayedRUN: this is the RUN in case of ROC FPGA firmware rel. less than 4.12. This probe can be selected according to bit[20]. 01 = CLKOUT: this clock is synchronous with the sampling clock of the ADC and this option can be used to align the phase of the clocks in different boards;
[19:18]	Options are: 00 = RUN/delayedRUN: this is the RUN in case of ROC FPGA firmware rel. less than 4.12. This probe can be selected according to bit[20]. 01 = CLKOUT: this clock is synchronous with the sampling clock of the ADC and this option can be used to align the phase of the clocks in different boards; 10 = CLK Phase;
[19:18]	Options are: 00 = RUN/delayedRUN: this is the RUN in case of ROC FPGA firmware rel. less than 4.12. This probe can be selected according to bit[20]. 01 = CLKOUT: this clock is synchronous with the sampling clock of the ADC and this option can be used to align the phase of the clocks in different boards; 10 = CLK Phase;

	According to bits[19:18], this bit selects the probe to be propagated on TRG-OUT. If bits[19:18] = 00, then bit[20] options are: 0 = RUN, the signal is active when the acquisition is running and it is synchonized with the start run. This option must be used to synchronize the start/stop of the acquisition through the TRG-OUT->TR-IN or TRG-OUT->S-IN (GPI) daisy chain. 1 = delayedRUN. This option can be used to debug the synchronization when the start/stop is
[20]	 a belay constant of the back to debug the synchronization when the starty stop is propagated through the LVDS I/O (VME boards). If bits[19:18] = 11, then bit[20] options are: 0 = Board BUSY; 1 = PLL Lock Loss. NOTE: this bit is reserved in case of ROC FPGA firmware rel. 4.5 or lower. NOTE: this bit corresponds to BUSY/UNLOCK for ROC FPGA firmware rel. less than 4.12.
[22:21]	Pattern Configuration. Configures the information given by the 16-bit PATTERN field in the header of the event format (VME only). Option are: 00 = PATTERN: 16-bit pattern latched on the 16 LVDS signals as one trigger arrives (default); Other options are reserved.
[31:23]	Reserved.

Group Enable Mask

This register enables/disables selected groups to participate in the event readout. WARNING: this register must not be modified while the acquisition is running.

Address 0x8120 Mode R/W Attribute C

Bit	Description
[7:0]	 Group Enable Mask. Bit n can enable/disable group n to participate in the event readout. Options are: 0: disabled; 1: enabled. NOTE: this function concerns only bits[3:0] in case of DT and NIM boards.
[31:8]	Reserved. NOTE: bits[31:4] are reserved in case of DT and NIM boards.

ROC FPGA Firmware Revision

This register contains the motherboard FPGA (ROC) firmware revision information. The complete format is: Firmware Revision = X.Y (16 lower bits) Firmware Revision Date = Y/M/DD (16 higher bits) EXAMPLE 1: revision 3.08, November 12th, 2007 is 0x7B120308. EXAMPLE 2: revision 4.09, March 7th, 2016 is 0x03070409. NOTE: the nibble code for the year makes this information to roll over each 16 years.

Address	0x8124
Mode	R
Attribute	С

Bit	Description
[7:0]	ROC Firmware Minor Revision Number (Y).
[15:8]	ROC Firmware Major Revision Number (X).
[31:16]	ROC Firmware Revision Date (Y/M/DD).

Voltage Level Mode Configuration

When the Voltage Level Mode is enabled (bit[2:0] = 100 of register 0x8144), this register sets the DAC value to be provided on the front panel MON/Sigma output LEMO connector: 1 LSB = 0.244 mV, terminated on 50 Ohm. NOTE: this register is supported by VME boards only.

Address 0x8138 Mode R/W Attribute C

Bit	Description
[11:0]	DAC Voltage Setting (VME boards only). The corresponding output value is multiplied by 0.244 mV.
[31:12]	Reserved

Software Clock Sync

At power-on, a Sync command is issued by the firmware to the ADCs to synchronize all of them to the clock of the board. In the standard operating, this command is not required to be repeated by the user.

A write access to this register (any value) forces the PLL to re-align all the clock outputs with the reference clock. EXAMPLE: in case of Daisy chain clock distribution among VME boards, during the initialization and configuration, the reference clocks along the Daisy chain can be unstable and a temporary loss of lock may occur in the PLLs; although the lock is automatically recovered once the reference clocks return stable, it is not guaranteed that the phase shift returns to a known state. This command allows the board to restore the correct phase shift between the CLK-IN and the internal clocks.

NOTE: this register is supported by VME boards only.

NOTE: the command must be issued starting from the first to the last board in the clock chain.

Address	0x813C
Mode	W
Attribute	С

Bit	Description
[31:0]	Write whatever value to generate a Sync command.

Board Info

This register contains the specific information of the board, such as the digitizer family, the channel memory size and the channel density.

Address	0x8140
Mode	R
Attribute	С

Bit	Description
[7:0]	Digitizer Family Code:
[7.0]	0x04 = 740 digitizer family.
	Channel Memory Size Code. Options are:
[15:8]	0x02: each channel is equipped with 192 kS acquisition memory;
	0x10: each channel is equipped with 1.5 MS acquisition memory.
	Equipped Groups Number.
[23:16]	Options are:
	0x04 = 4 groups (DT and NIM boards);
	0x08 = 8 groups (VME boards).
	NOTE: if this number is lower than the physical group number, there could be a
	communication problem with some of the mezzanines.
[31:24]	Reserved.

Analog Monitor Mode

This register selects which output mode is provided on the MON/Sigma front panel LEMO connector. NOTE: this register is supported by VME boards only.

Address 0x8144 Mode R/W Attribute C

Bit	Description
	Analog Monitor Mode (VME boards only).
	Options are:
	000 = Trigger Majority mode;
	001 = Test mode;
[2:0]	010 = reserved;
	011 = Buffer Occupancy mode;
	100 = Voltage Level mode;
	Others = reserved.
	Please, refer to the digitizer User Manual for a detailed description.
[31:3]	Reserved.

Event Size

This register contains the current available event size in 32-bit words. The value is updated after a complete readout of each event.

Address	0x814C
Mode	R
Attribute	С

Bit	Description
[31:0]	Event Size (32-bit words).

Time Bomb Downcounter

This is a down counter value. If the value is constant, the firmware license is enabled and the current firmware can be used without any time limitation. If the value decreases with time, the firmware will stop working (no possibility to enter RUN mode) after 30 minutes after module power-on. If the value is 0, the time bomb has expired, and module is not allowed to enter in RUN mode without power cycling the module.

Address	0x8158
Mode	R
Attribute	С

Bit	Description
[31:0]	Down counter value. If this value is constant the DPP firmware is licensed

Fan Speed Control

This register manages the on-board fan speed in order to guarantee an appropriate cooling according to the internal temperature variations.

NOTE: from revision 4 of the motherboard PCB (see register 0xF04C of the Configuration ROM), the automatic fan speed control has been implemented, and it is supported by ROC FPGA firmware revision greater than 4.4 (see register 0x8124).

Independently of the revision, the user can set the fan speed high by setting bi[3] = 1. Setting bi[3] = 0 will restore the automatic control for revision 4 or higher, or the low fan speed in case of revisions lower than 4. NOTE: this register is supported by Desktop (DT) boards only.

Address	0x8168
Mode	R/W
Attribute	С

Bit	Description
[2:0]	Reserved: Must be 0.
[3]	Fan Speed Mode.
	Options are:
	0 = slow speed or automatic speed tuning;
	1 = high speed.
[5:4]	Reserved: Must be 1.
[31:6]	Reserved: Must be 0.

Run/Start/Stop Delay

When the start of Run is given synchronously to several boards connected in Daisy chain, it is necessary to compensate for the delay in the propagation of the Start (or Stop) signal through the chain. This register sets the delay, expressed in trigger clock cycles between the arrival of the Start signal at the input of the board (either on S-IN/GPI or TRG-IN) and the actual start of Run. The delay is usually zero for the last board in the chain and rises going backwards along the chain.

Address	0x8170
Mode	R/W
Attribute	С

Bit	Description
[31:0]	Delay (in units of 8 ns).

Board Failure Status

This register monitors a set of board errors. In case of a failure, bit[26] in the second word of the event format header is set to 1 during data readout (refer to the digitizer User Manual for event structure description). Reading at this register checks which kind of error occurred.

NOTE: in case of problems with the board, the user is recommended to contact CAEN for support.

Address	0x8178
Mode	R
Attribute	С

Bit	Description
[3:0]	Internal Communication Timeout.
	Options are:
	0000 = no error;
	Others = Timeout Error occurred.
[4]	PLL Lock Loss.
	Options are:
	0 = no error;
	1 = PLL Lock Loss occurred.
[31:5]	Reserved.

Disable External Trigger

The External Trigger on TRG-IN connector can be disabled through this register. Any functionality related to TRG-IN is disabled as well.

Address	0x817C
Mode	R/W
Attribute	С

Bit	Description
	Options are:
[0]	0: external trigger enabled; 1: external trigger disabled.
	1: external trigger disabled.
[31:1]	Reserved

Front Panel LVDS I/O New Features

If the LVDS I/O new features are enabled (bit[8] = 1 of 0x811C), this register programs the functions of the front panel LVDS I/O 16-pin connector. It is possible to configure the LVDS I/O pins by group of four (4). Options are:

1) 0000 = REGISTER, where the four LVDS I/O pins act as register (read/write according to the configured input/output option);

2) 0001 = TRIGGER, where each group of four LVDS I/O pins can be configured to receive an input trigger for each channel (DPP Firmware only), or to propagate out the trigger request;

3) 0010 = nBUSY/nVETO, where each group of four LVDS I/O pins can be configured as inputs (0 = nBusyIn, 1 = nVetoIn, 2 = nTrigger In, 3 = nRun In) or as outputs (0 = nBusy, 1 = nVeto, 2 = nTrigger Out, 3 = nRun);

4) 0011 = LEGACY, that is to say according to the old LVDS I/O configuration (i.e. ROC FPGA firmware revisions lower than 3.8), where the LVDS can be configured as 0 = nclear TTT, and 1 = 2 = 3 = reserved in case of input LVDS setting, while they can be configured as 0 = Busy, 1 = Data ready, 2 = Trigger, 3 = Run in case of output LVDS setting.

Please refer to the Front Panel LVDS I/Os section of the digitizer User Manual for detailed description.

NOTE: LVDS I/O new features are supported from ROC FPGA firmware revision 3.8 on.

NOTE: this register is supported by VME boards only.

Address	0x81A0
Mode	R/W
Attribute	С

Bit	Description
[3:0]	LVDS I/O pins[3:0] Configuration.
[7:4]	LVDS I/O pins[7:4] Configuration.
[11:8]	LVDS I/O pins[11:8] Configuration
[15:12]	LVDS I/O pins[15:12] Configuration.
[16]	 This bit permits selecting whether the nTrigger signal, when configured as output (in nBusy/nVeto LVDS I/O mode), is a copy of the signal sent on the TRG-OUT connector or a copy of the acquisition common trigger. Options are: 0 = nTrigger output is a copy of TRG-OUT signal 1 = nTrigger output is a copy of the acquisition common trigger. NOTE: this bit is reserved for ROC FPGA firmware revisions less than 4.9.
[31:17]	Reserved.

Readout Control

This register is mainly intended for VME boards, anyway some bits are applicable also for DT and NIM boards.

Address	0xEF00
Mode	R/W
Attribute	С

Bit	Description
	VME Interrupt Level (VME boards only).
[2:0]	Options are:
	0 = VME interrupts are disabled;
	1,,7 = sets the VME interrupt level.
	NOTE: these bits are reserved in case of DT and NIM boards.
	Optical Link Interrupt Enable.
[3]	Options are:
	0 = Optical Link interrupts are disabled;
	1 = Optical Link interrupts are enabled.
	VME Bus Error / Event Aligned Readout Enable (VME boards only). Options are: 0 = VME Bus Error / Event Aligned Readout disabled (the module sends a DTACK signal until
	the CPU inquires the module);
[4]	1 = VME Bus Error / Event Aligned Readout enabled (the module is enabled either to generate
	a Bus Error to finish a block transfer or during the empty buffer readout in D32).
	NOTE: this bit is reserved (must be 1) in case of DT and NIM boards.
	VME Align64 Mode (VME boards only).
	Options are:
[5]	0 = 64-bit aligned readout mode disabled;
	1 = 64-bit aligned readout mode enabled.
	NOTE: this bit is reserved (must be 0) in case of DT and NIM boards.
	VME Base Address Relocation (VME boards only).
	Options are:
[6]	0 = Address Relocation disabled (VME Base Address is set by the on-board rotary switches);
	1 = Address Relocation enabled (VME Base Address is set by register 0xEF0C).
	NOTE: this bit is reserved (must be 0) in case of DT and NIM boards.
	Interrupt Release mode (VME boards only).
	Options are:
	0 = Release On Register Access (RORA): this is the default mode, where interrupts are
	removed by disabling them either by setting VME Interrupt Level to 0 (VME Interrupts) or by
[7]	setting Optical Link Interrupt Enable to 0; 1 = Release On Acknowledge (ROAK). Interrupts are automatically disabled at the end of a
	VME interrupt acknowledge cycle (INTACK cycle).
	NOTE: ROAK mode is supported only for VME interrupts. ROAK mode is not supported on
	interrupts generated over Optical Link.
	NOTE: this bit is reserved (must be 0) in case of DT and NIM boards.
	Extended Block Transfer Enable (VME boards only). Selects the memory interval allocated for
	block transfers.
[8]	Options are:
	0 = Extended Block Transfer Space is disabled, and the block transfer region is a 4kB in the
	0x0000 - 0x0FFC interval;
	1 = Extended Block Transfer Space is enabled, and the block transfer is a 16 MB in the
	0x00000000 - 0xFFFFFFC interval.
	NOTE: in Extended mode, the board VME Base Address is only set via the on- board [31:28]
	rotary switches or bits[31:28] of register 0xEF10.
[24.0]	NOTE: this register is reserved in case of DT and NIM boards.
[31:9]	Reserved.

Readout Status

This register contains information related to the readout.

Address	0xEF04
Mode	R
Attribute	С

Bit	Description
	Event Ready. Indicates if there are events stored ready for readout.
[0]	Options are:
[0]	0 = no data ready;
	1 = event ready.
	Output Buffer Status. Indicates if the Output Buffer is in Full condition.
[1]	Options are:
[1]	0 = the Output Buffer is not FULL;
	1 = the Output Buffer is FULL.
	Bus Error (VME boards) / Slave-Terminated (DT/NIM boards) Flag.
	Options are:
[2]	0 = no Bus Error occurred (VME boards) or no terminated transfer (DT/NIM boards);
	1 = a Bus Error occurred (VME boards) or one transfer has been terminated by the digitizer in
	consequence of an unsupported register access or block transfer prematurely terminated in
	event aligned readout (DT/NIM).
	NOTE: this bit is reset after register readout at 0xEF04.
[31:3]	Reserved.

Board ID

The meaning of this register depends on which VME crate it is inserted in.

In case of VME64X crate versions, this register can be accessed in read mode only and it contains the GEO address of the module picked from the backplane connectors; when CBLT is performed, the GEO address will be contained in the Board ID field of the Event header (see the User Manual for further details).

In case of other crate versions, this register can be accessed both in read and write mode, and it allows to write the correct GEO address (default setting = 0) of the module before CBLT operation. GEO address will be contained in the Board ID field of the Event header (see the User Manual for further details).

NOTE: this register is supported by VME boards only.

Address	0xEF08
Mode	R/W
Attribute	С

Bit	Description
[4:0]	GEO Address (VME boards only).
[31:5]	Reserved.

MCST Base Address and Control

This register configures the board for the VME Multicast Cycles. NOTE: this register is supported by VME boards only.

Address 0xEF0C Mode R/W Attribute C

Bit	Description
[7:0]	These bits contain the most significant bits of the MCST/CBLT address of the module set via
	VME, that is the address used in MCST/CBLT operations.
	Board Position in Daisy chain.
[9:8]	Options are:
	00 = board disabled;
	01 = last board;
	10 = first board;
	11 = intermediate board.
[31:10]	Reserved.

Relocation Address

If address relocation is enabled through register 0xEF00 (bit[6] = 1), this register sets the VME Base Address of the module.

NOTE: this register is supported by VME boards only.

Address	0xEF10
Mode	R/W
Attribute	С

Bit	Description
[15:0]	These bits contain the A31A16 bits of the address of the module. If bit[6] = 1 of 0xEF00, they set the VME Base Address of the module.
[31:16]	Reserved.

Interrupt Status/ID

This register contains the STATUS/ID that the module places on the VME data bus during the Interrupt Acknowledge cycle.

NOTE: this register is supported by VME boards only.

Address	0xEF14
Mode	R/W
Attribute	С

Bit	Description
[31:0]	STATUS/ID (VME boards only).

Interrupt Event Number

This register sets the number of events that causes an interrupt request. If interrupts are enabled, the module generates a request whenever it has stored in memory a Number of Events > INTERRUPT EVENT NUMBER.

Address 0xEF18 Mode R/W Attribute C

Bit	Description
[9:0]	INTERRUPT EVENT NUMBER.
[31:10]	Reserved.

Aggregate Number per BLT

This register sets the maximum number of complete aggregates which has to be transferred for each block transfer (via VME BLT/CBLT cycles or block readout through Optical Link).

Address	0xEF1C
Mode	R/W
Attribute	С

Bit	Description
[9:0]	Number of complete aggregates to be transferred for each block transfer (BLT).
[31:10]	Reserved.

Scratch

This register can be used to write/read words for test purposes.

Address	0xEF20
Mode	R/W
Attribute	С

Bit	Description
[31:0]	SCRATCH.

Software Reset

All the digitizer registers can be set back to their default values on software reset command by writing any value at this register, or by system reset from backplane in case of VME boards.

Address	0xEF24
Mode	W
Attribute	С

Bit	Description
[31:0]	Whatever value written at this location issues a software reset. All registers are set to their default values (actual settings are lost).

Software Clear

All the digitizer internal memories are cleared:

- automatically by the firmware at the start of each run;
- on software command by writing at this register;
- by hardware (VME boards only) through the LVDS interface properly configured.
- A clear command does not change the registers actual value, except for resetting the following registers:
- Event Stored;
- Event Size;
- Channel / Group n Buffer Occupancy.

Address	0xEF28
Mode	W
Attribute	С

Bit	Description
[31:0]	Whatever value written at this location generates a software clear.

Configuration Reload

A write access of any value at this location causes a software reset, a reload of Configuration ROM parameters and a PLL reconfiguration.

Address	0xEF34
Mode	W
Attribute	С

Bit	Description
[31:0]	Write whatever value to perform a software reset, a reload of Configuration ROM parameters and a PLL reconfiguration.

Configuration ROM Checksum

This register contains information on 8-bit checksum of Configuration ROM space.

Address	0xF000
Mode	R
Attribute	С

Bit	Description
[7:0]	Checksum.
[31:8]	Reserved.

Configuration ROM Checksum Length BYTE 2

This register contains information on the third byte of the 3-byte checksum length (i.e. the number of bytes in Configuration ROM to checksum).

Address	0xF004
Mode	R
Attribute	С

Bit	Description
[7:0]	Checksum Length: bits[23:16].
[31:8]	Reserved.

Configuration ROM Checksum Length BYTE 1

This register contains information on the second byte of the 3-byte checksum length (i.e. the number of bytes in Configuration ROM to checksum).

Address	0xF008
Mode	R
Attribute	С

Bit	Description
[7:0]	Checksum Length: bits[15:8].
[31:8]	Reserved.

Configuration ROM Checksum Length BYTE 0

This register contains information on the first byte of the 3-byte checksum length (i.e. the number of bytes in Configuration ROM to checksum).

Address	0xF00C
Mode	R
Attribute	С

Bit	Description
[7:0]	Checksum Length: bits[7:0].
[31:8]	Reserved.

Configuration ROM Constant BYTE 2

This register contains the third byte of the 3-byte constant.

Address	0xF010
Mode	R
Attribute	С

Bit	Description
[7:0]	Constant: bits[23:16] = 0x83.
[31:8]	Reserved.

Configuration ROM Constant BYTE 1

This register contains the second byte of the 3-byte constant.

Address 0xF014 Mode R Attribute C

Bit	Description
[7:0]	Constant: bits[15:8] = 0x84.
[31:8]	Reserved.

Configuration ROM Constant BYTE 0

This register contains the first byte of the 3-byte constant.

Address	0xF018
Mode	R
Attribute	С

Bit	Description
[7:0]	Constant: bits[7:0] = 0x01.
[31:8]	Reserved.

Configuration ROM C Code

This register contains the ASCII C character code (identifies this as CR space).

Address	0xF01C
Mode	R
Attribute	С

Bit	Description
[7:0]	ASCII 'C' Character Code.
[31:8]	Reserved.

Configuration ROM R Code

This register contains the ASCII R character code (identifies this as CR space).

Address	0xF020
Mode	R
Attribute	С

Bit	Description
[7:0]	ASCII 'R' Character Code.
[31:8]	Reserved.

Configuration ROM IEEE OUI BYTE 2

This register contains information on the third byte of the 3-byte IEEE Organizationally Unique Identifier (OUI).

Address	0xF024
Mode	R
Attribute	C

Bit	Description
[7:0]	IEEE OUI: bits[23:16].
[31:8]	Reserved.

Configuration ROM IEEE OUI BYTE 1

This register contains information on the second byte of the 3-byte IEEE Organizationally Unique Identifier (OUI).

Address	0xF028	
Mode	R	
Attribute	С	

Bit	Description
[7:0]	IEEE OUI: bits[15:8].
[31:8]	Reserved.

Configuration ROM IEEE OUI BYTE 0

This register contains information on the first byte of the 3-byte IEEE Organizationally Unique Identifier (OUI).

Address	0xF02C
Mode	R
Attribute	C

Bit	Description
[7:0]	IEEE OUI: bits[7:0].
[31:8]	Reserved.

Configuration ROM Board Version

This register contains the board version information.

Address	0xF030
Mode	R
Attribute	С

Bit	Description
[7:0]	Board Version Code. Options for VME form factor are: V1740/VX1740: 0x50; V1740A/VX1740A: 0x53; V1740B/VX1740B: 0x51; V1740C/VX1740C: 0x52; V1740D/VX1740D: 0x54. Options for Desktop/NIM form factor are: DT5740/N6740: 0x50; DT5740C/N6740C: 0x52; DT5740D/N6740D: 0x54.
[31:8]	Reserved.

Configuration ROM Board Form Factor

This register contains the information of the board form factor.

Address 0xF034 Mode R Attribute C

Bit	Description
[7:0]	Board Form Factor CAEN Code.
	Options are:
	0x00 = VME64;
	0x01 = VME64X;
	0x02 = Desktop;
	0x03 = NIM.
[31:8]	Reserved.

Configuration ROM Board ID BYTE 1

This register contains the MSB of the 2-byte board identifier.

Address	0xF038
Mode	R
Attribute	С

Bit	Description
[7:0]	Board Number ID: bits[15:8].
[31:8]	Reserved.

Configuration ROM Board ID BYTE 0

This register contains the LSB information of the 2-byte board identifier.

Address	0xF03C
Mode	R
Attribute	С

Bit	Description
[7:0]	Board Number ID: bits[7:0].
[31:8]	Reserved.

Configuration ROM PCB Revision BYTE 3

This register contains information on the fourth byte of the 4-byte hardware revision.

Address	0xF040
Mode	R
Attribute	С

Bit	Description
[7:0]	PCB Revision: bits[31:24].
[31:8]	Reserved.

Configuration ROM PCB Revision BYTE 2

This register contains information on the third byte of the 4-byte hardware revision.

Address	0xF044
Mode	R
Attribute	С

Bit	Description
[7:0]	PCB Revision: bits[23:16].
[31:8]	Reserved.

Configuration ROM PCB Revision BYTE 1

This register contains information on the second byte of the 4-byte hardware revision.

Address	0xF048
Mode	R
Attribute	С

Bit	Description
[7:0]	PCB Revision: bits[15:8].
[31:8]	Reserved.

Configuration ROM PCB Revision BYTE 0

This register contains information on the first byte of the 4-byte hardware revision.

Address	0xF04C
Mode	R
Attribute	С

Bit	Description
[7:0]	PCB Revision: bits[7:0].
[31:8]	Reserved.

Configuration ROM FLASH Type

This register contains information on which FLASH type (storing the FPGA firmware) is present on- board.

Address	0xF050	
Mode	R	
Attribute	С	

Bit	Description
[7:0]	FLASH Type.
	Options are:
	0x00 = 8 Mb FLASH;
	0x01 = 32 Mb FLASH.
[31:8]	Reserved.

Configuration ROM Board Serial Number BYTE 1

This register contains information on the MSB of the board serial number.

Address	0xF080
Mode	R
Attribute	С

Bit	Description
[7:0]	Board Serial Number: bits[15:8].
[31:8]	Reserved.

Configuration ROM Board Serial Number BYTE 0

This register contains information on the LSB of the board serial number.

Address	0xF084
Mode	R
Attribute	С

Bit	Description
[7:0]	Board Serial Number: bits[7:0].
[31:8]	Reserved.

Configuration ROM VCXO Type

This register contains information on which type of VCXO is present on-board.

Address	0xF088
Mode	R
Attribute	С

Bit	Description
[31:0]	VCXO Type Code. Options for VME Digitizers are: 0 = AD9510 with 1 GHz; 1 = AD9510 with 500 MHz (not programmable); 2 = AD9510 with 500 MHz (programmable). Options for Desktop/NIM Digitizers are: Reserved (value = 0).





CAEN SpA is acknowledged as the only company in the world providing a complete range of High/Low Voltage Power Supply systems and Front-End/Data Acquisition modules which meet IEEE Standards for Nuclear and Particle Physics. Extensive Research and Development capabilities have allowed CAEN SpA to play an important, long term role in this field. Our activities have always been at the forefront of technology, thanks to years of intensive collaborations with the most important Research Centres of the world. Our products appeal to a wide range of customers including engineers, scientists and technical professionals who all trust them to help achieve their goals faster and more effectively.



Via Vetraia, 11 55049 Viareggio Italy Tel. +39.0584.388.398 Fax +39.0584.388.959 info@caen.it

CAEN S.p.A.

www.caen.it

CAEN GmbH

Eckehardweg 10 42653 Solingen Germany Tel. +49.212.2544077 Mobile +49(0)15116548484 Fax +49.212.2544079 info@caen-de.com www.caen-de.com

CAEN Technologies, Inc.

1140 Bay Street - Suite 2 C Staten Island, NY 10305 USA Tel. +1.718.981.0401 Fax +1.718.556.9185 info@caentechnologies.com www.caentechnologies.com



Electronic Instrumentation

UM4868 - 740 DPP-QDC Registers User Manual rev. 2 - June 16th, 2017

00117-10-DGT28-MUTX

Copyright ©CAEN SpA. All rights reserved. Information in this publication supersedes all earlier versions. Specifications subject to change without notice.