1	2	3	4	5	6	7	8	9	10

A | 2-TE-0102-023-04-C | THIS DRAWING CONFORMS TO B.S. 3939

PLD-5 SERIALISERS



PLD-6 BACKPLANE MAP



DECOUPLING



VCC PINS
30, 62, 88, 119
150, 182, 208, 239

DECOUPLING



VCC PINS
24, 28, 78
128, 132, 182

PROVISIONAL

ISSUE	DATE	MOD NO.	DRN BY.	CHKD.	APPD.	STATUS
C	28-02-2002	TE210	D.J. BECKETT	M. POSTRANECKY	M. POSTRANECKY	
B	31-07-2001	TE198	D.J. BECKETT	M. POSTRANECKY	M. POSTRANECKY	
A	14-12-1999	- - - -	D.J. BECKETT	M. POSTRANECKY	M. POSTRANECKY	

USED ON ATLAS SCT

© CCLRC 2002

CCLRC
COUNCIL FOR THE CENTRAL LABORATORY OF THE RESEARCH COUNCILS
RUTHERFORD APPLETON LABORATORY, CHILTON, OXON OX11 0QX.

TITLE

PC3162M CIRCUIT

TTC INTERFACE MODULE (TIM-1) 02-02

A | 2-TE-0102-023-04-C

TOTAL NO. OF SHEETS 17

2-TE-0102-023-04-C