SOCKETS REQUIRED OFR DIPS

TRIGGER WINDOW

FPGA 1 - MANAGER

CLOCKS

VME BASE ADDRESS

JTAG INTERFACE

LV SIGNAL BUFFERS

FPGA 2 - TIM

SPARE PACKAGES

ARE THESE USED?
SCHEMATIC PAGES 2 AND 3

GROUND POINTS

PC3216M/1