

# TTCrq Manual

---

[P. Moreira](#)<sup>\*</sup>

*CERN - EP/MIC, Geneva Switzerland*

**February 2004**

**Version 1.2**

---

<sup>\*</sup>Technical contact e-mail: [Paulo.Moreira@cern.ch](mailto:Paulo.Moreira@cern.ch)

---

<b>SUMMARY OF CHANGES .....</b>	<b>3</b>
<b>RELATED DOCUMENTS.....</b>	<b>4</b>
<b>INTRODUCTION .....</b>	<b>4</b>
<b>CIRCUIT .....</b>	<b>5</b>
TTCrq pin assignments: .....	6
TTCrq schematics .....	8
TTCrq configuration .....	10
ADDRESS selection and Master modes.....	10
PROM selection.....	10
J1 output clock selection .....	10
J3 CMOS clock output enable .....	10
QPLL clock source selection .....	11
Termination resistors .....	11
Timing .....	12

## SUMMARY OF CHANGES

---

### Version 1.2 — 2004-02-27

- Section on terminating the LVDS clock signals added. See page 11.

## RELATED DOCUMENTS

To understand the operation of the TTCr<sub>q</sub> mezzanine card, the user should be familiar with the functionality of the TTCr<sub>x</sub> and the QPLL. Documentation for these two devices can be found at the following web addresses:

TTCr<sub>x</sub>: <http://www.cern.ch/TTC/intro.html>

QPLL: <http://www.cern.ch/proj-qpll>

Note: updates of this document can be obtained from the QPLL site.

## INTRODUCTION

A mezzanine card (the **TTCr<sub>q</sub>**) was designed by the CERN microelectronics group to replace the TTCr<sub>m</sub>. The device is supported by the CERN Electronics Pool (EP-ESS Group). For further information on support please refer to the EP-ESS Group TTC support web page: <http://ess.web.cern.ch/ESS/TTCsupport>.

The TTCr<sub>q</sub> can be mounted on a standard VME unit without imposing restrictions on the space between two VME modules. The card contains a TTCr<sub>x</sub>, a QPLL with its associated crystal and a TrueLight pin-preamplifier (TRR-1B43-000).

The TTCr<sub>q</sub> mezzanine card is backward-compatible with the TTCr<sub>m</sub>. That means that the existing electrical connectors (J1 and J2) are kept in the same physical positions with the same pinout as in the TTCr<sub>m</sub>. An additional connector (J3) is added to the card located on the PCB side opposite to the optical connector side as represented in Figure 1. J3 is a 26-pin connector. (VME board areas under the dotted/shadowed regions (top view drawing) should remain free on the mother board for tool insertion during board removal.)




Figure 1 TTCr<sub>x</sub> and QPLL mezzanine card

To reduce the module height the optical receiver is mounted under the card on the same PCB side as the electrical connectors. The optical connector was moved to the

bottom side of the PCB but its distance to the J1 and J2 connectors remained unchanged (please see details in Figure 1).

As shown in Fig. 1, the overall height of the components on the mounted TTCrq mezzanine card is 13.55 mm above the components side of the VME motherboard. To ensure compliance with VMEbus Rule 7.14, assembled VME modules should be measured to verify that the sum of TTCrm component height and board warpage does not exceed 13.71 mm.

The 13.71 mm limit allows a guaranteed 2.44 mm clearance between the TTCrx and the longest component leads on the adjacent VME board. More importantly for the cooling airflow, it allows a nominal 4.91 mm space to an unwarped adjacent VMEboard. According to VMEbus Observation 7.11, this space allows adequate airflow for cooling. However, designers should avoid putting high-dissipation components on the VME board underneath the mezzanine board, as the horizontal orientation of the connectors is likely to restrict airflow for cooling.

## CIRCUIT

A block diagram of the mezzanine card is represented in Figure 2. The card contains a pin-preamplifier (the Truelight TRR-1B43-000), a TTCrx, a QPLL, a PROM and a bank of SMD pull-up/pull-down resistors and jumpers to setup the TTCrx address and operation modes. All of the QPLL pins (with the exception of the crystal dedicated pins and the VCXO decoupling capacitor pin) are accessible through the J3 connector. The QPLL input can be taken either from the J3 connector (external source) or from one of the TTCrx clock outputs (Clock40, Clock40Des1 or Clock40Des2). When using the QPLL with an external source the reference clock signal can be either LVDS or CMOS. If necessary, the QPLL clock signal (after LVDS to CMOS conversion) can be routed to the Clock40Des1 signal on the J1 connector. This allows using the TTCrq on boards that were designed to receive the TTCrm card while at same time profiting from the QPLL as a jitter filter.




Figure 2 TTCrq block diagram

All the QPLL clock signals are available in the J3 connector as LVDS signals. Additionally, the 40 MHz clock output is also present as a CMOS output.

As before, two independent power connections are present on the board: one dedicated to the pin-preamplifier and the other for the remaining circuitry. The TTCrx, the PROM and the LVDS/CMOS level converter can be either powered from 3.3 or 5 V. The choice of this voltage will set the CMOS levels of all the TTCrx signals as well as that of the 40 MHz CMOS clock output in the J3 connector. Notice however, that the pin-preamplifier has to be powered from a 5V power supply. The power supply for the QPLL is obtained from the TTCrx power using a 2.5V low dropout regulator.

Users of the TTCrq should be aware that due to limited lock range of the QPLL ( $\approx \pm 160$  ppm), high precision clock references centred around the LHC clock frequency are required to guaranty lock during laboratory test.

## TTCrq pin assignments:


J1 Connector		J2 Connector		J3 Connector	
Pin Number	Signal Name	Pin Number	Signal Name	Pin Number	Signal Name
1	Clock40	1	BrcstStr2	1	f <sub>0</sub> Select<0>
2	Clock40Des1	2	ClockL1Accept	2	mode
3	Brcst<5>	3	Brcst<6>	3	inLVDS+
4	Brcst<4>	4	Brcst<7>	4	inLVDS-
5	Brcst<3>	5	EvCntRes	5	gnd
6	Brcst<2>	6	L1Accept	6	externalClock
7	Clock40Des2	7	EvCntLStr	7	autoRestart
8	BrcstStr1	8	EvCntHStr	8	externalControl
9	DbErrStr	9	BcntRes	9	f <sub>0</sub> Select<3>
10	SinErrStr	10	GND	10	~reset
11	SubAddr<0>	11	BCnt<0>	11	locked
12	SubAddr<1>	12	BCnt<1>	12	error
13	SubAddr<2>	13	BCnt<2>	13	gnd
14	SubAddr<3>	14	BCnt<3>	14	lvds80MHz-
15	SubAddr<4>	15	BCnt<4>	15	lvds80MHz+
16	SubAddr<5>	16	BCnt<5>	16	gnd
17	SubAddr<6>	17	BCnt<6>	17	f <sub>0</sub> Select<2>
18	SubAddr<7>	18	BCnt<7>	18	gnd
19	DQ<0>	19	BCnt<8>	19	lvds160MHz+
20	DQ<1>	20	BCnt<9>	20	lvds160MHz-
21	DQ<2>	21	BCnt<10>	21	gnd
22	DQ<3>	22	BCnt<11>	22	lvds40MHz-
23	DoutStr	23	JTAGTMS	23	lvds40MHz+
24	GND	24	JTAGTRST_b	24	f <sub>0</sub> Select<1>
25	Dout<0>	25	JAGTCK	25	cmos40MHz
26	Dout<1>	26	JAGTDO	26	gnd
27	Dout<2>	27	SDA		
28	Dout<3>	28	JAGTDI		
29	Dout<4>	29	BCntStr		
30	Dout<5>	30	Serial_B_Channel		
31	Dout<6>	31	GND		

32	Dout<7>	32	GND		
33	Reset_b	33	GND		
34	TTCReady	34	GND		
35	GND	35	PIN_Preamp_VCC		
36	GND	36	PIN_Preamp_VCC		
37	GND	37	PIN_Preamp_VCC		
38	GND	38	PIN_Preamp_VCC		
39	GND	39	N.C.		
40	GND	40	SCL		
41	GND	41	GND		
42	GND	42	GND		
43	GND	43	TTCrx_VDD		
44	GND	44	TTCrx_VDD		
45	GND	45	TTCrx_VDD		
46	GND	46	TTCrx_VDD		
47	GND	47	GND		
48	GND	48	GND		
49	GND	49	GND		
50	GND	50	GND		


## TTCrQ schematics

Note: These schematics can also be obtained for the QPLL site:

<http://www.cern.ch/proj-qpll>







## TTCrq configuration

The TTCrq is setup by soldering SMD jumpers and resistors on the appropriate locations. For each jumper two positions are possible, these are indicated in the PCB silk layer by a “+” and a “-” sign. The following tables describe the purpose of these jumpers and resistors and their default configurations:

### ***ADRESS selection and Master modes***

Jumper	+	-	Default	Function
ST1	PROM	Data bus	Not mounted	ID<8>
ST2	PROM	Data bus	Not mounted	ID<9>
ST3	PROM	Data bus	Not mounted	ID<10>
ST4	PROM	Data bus	Not mounted	ID<11>
ST5	PROM	Data bus	Not mounted	ID<12>
ST6	PROM	Data bus	Not mounted	ID<13>
ST7	PROM	Data bus	“-“	MN0 (No change allowed)
ST8	PROM	Data bus	“-“	MN1 (No change allowed)
ST9	PROM	Data bus	Not mounted	ID<0>
ST10	PROM	Data bus	Not mounted	ID<1>
ST11	PROM	Data bus	Not mounted	ID<2>
ST12	PROM	Data bus	Not mounted	ID<3>
ST13	PROM	Data bus	Not mounted	ID<4>
ST14	PROM	Data bus	Not mounted	ID<5>
ST15	PROM	Data bus	Not mounted	ID<6>
ST16	PROM	Data bus	Not mounted	ID<7>

### ***PROM selection***

Jumper	+	-	Default	Function
ST17	PROM	Data bus	“-“	TTCrx initialization method

### ***J1 output clock selection***

Jumper	+	-	Default	Function
ST19	TTCrx	QPLL	“-“	Clock source for clock pin 2 on J1

### ***J3 CMOS clock output enable***

Jumper	+	-	Default	Function
ST18	Disabled	Enabled	“-“	QPLL CMOS clock output enable

**QPLL clock source selection**

Resistor	Mounted	Value	Default	Function
R36	External	0 $\Omega$	Not mounted	QPLL clock input <sup>1,2,3</sup>
R37	Clock40	0 $\Omega$	Not mounted	QPLL clock input <sup>1,2,3</sup>
R38	Single ended clock input	10 k $\Omega$	Mounted	Disables the LVDS clock input <sup>2,3</sup>
R39	Single ended clock input	10 k $\Omega$	Mounted	Disables the LVDS clock input <sup>2,3</sup>
R40	Clock40Des1	0 $\Omega$	Mounted	QPLL clock input <sup>1,2,3</sup>
R41	Clock40Des2	0 $\Omega$	Not mounted	QPLL clock input <sup>1,2,3</sup>

Note 1: Only one of R36, R37, R40 and R41 can be mounted at a time.

Note2: To use the external LVDS clock input the resistors R36, R37, R38, R39, R40 and R41 must be all unmounted.

Note 3: to use the QPLL single ended input resistors R38 and R39 must be mounted.

**Termination resistors**

Termination resistors (100  $\Omega$ ) must be provided, external to the board, for all the LVDS signals in use. These resistors should be located at the end of the transmission lines that carry the clock signals. The transmission lines should be designed to have 100  $\Omega$  differential characteristic impedance.

LVDS signals that are not in use do not require a termination resistor. Note however, that when the internal LVDS to CMOS level translator is used an external termination resistor must be provided even if the 40 MHz LVDS signal is not used outside the board.

## Timing

As illustrated in Figure 3, in the TTCrq, phase offsets exist between the reference clock fed to the QPLL and the QPLL clock signals. Since in the TTCrq the QPLL clock reference can be any of the TTCrx clocks (*Clock40*, *Clock40Des1* and *Clock40Des2*) in Figure 3 these signals are represented by the generic name of “*TTCrx Clock*”. The timing of the signal “*Cmos40MHz*” depends not only on the QPLL but as well on the LVDS/CMOS translator. For further details on the timing of that device please see: <http://cache.national.com/ds/DS/DS90LV019.pdf>.




Figure 3 TTCrq timing