


THE HDMI BOARD SPANS FROM THE LHS OF J2 ON THE BROADDOWN2 TO J11. THIS IS A DISTANCE OF 1.6 INCHES OR 40.32MM BETWEEN HOLE CENTRES

This goes just inside J22 pins 33-34 for improved location





The following BD2 IOs are available here but are also used on the Serial card (MU2):

B19 (USER_LED1)
A19 (USER_LED2)
B18 (USER_LED3)
A18 (USER_LED4)

F17 (USB_CNTL_1)
F16 (USB_CNTL_0)
E16 (USB_DATA_0)
C12 (125MHZ)
E13 (USB_DATA_1)
F13 (USB_DATA_2)
F12 (USB_DATA_3)





D6(USB_DATA_7)
E6 (USB_DATA_6)
C5 (USB_DATA_5)
D5 (USB_DATA_4)



F14 IS ONLY AVAILABLE ON BD2 1000 AND ABOVE



This header goes to the right of J21 to give extra mechanical strength, but is not connected to anything on this board because it is already connected pin-for-pin to J21 on the BD2

Title		
Size A3	Number *	Revision *
Date: 02/06/2008 *	Sheet of *	
File: E:\PROJECT_ARCHIVES\BD2_HEADERS\BD2_HEADERS.dwg	*	*




Project Title: Manchester University 1		Sheet Size: A3	
Sheet Title: DECOUPLING.SCHDOC		Revision: 1.0	
Date: 02/06/2008	Sheet: 1 of 9		
(c) 2005 Enterpoint Ltd.		Engineer: BC	www.enterpoint.co.uk

REMEMBER THE HDMI SOCKETS HAVE TO BE AT LEAST 22MM APART OTHERWISE THEY WON'T BE ABLE TO PLUG THE CABLES IN.




Title		
Manchester University 1		
Size	Number	Revision
A3	HDMI INPUTS	1.0
Date:	02/06/2008	Sheet of 9
File:	E:\PROJECT_ARCHIVES\HDMI INPUTS\HDMI BC	


BANK4




BANK5



RHS BANK6



RHS BANK7



Project Title: Manchester University 1

Sheet Size: A3

Sheet Title: FPGA2.SCHDOC

Revision: 1.0

Date: 02/06/2008

Sheet: 4 of 9

(c) 2005 Enterpoint Ltd.

Engineer: 0008



www.enterpoint.co.uk

A

A

B





B

C

C

D

D



Project Title: Manchester University 1

Sheet Size: A3

Sheet Title: FPGA1.SCHDOC

Revision: 1.0

Date: 02/06/2008


Sheet: 5 of 9


(c) 2005 Enterpoint Ltd.


Engineer: BC




www.enterpoint.co.uk








Project Title: Manchester University 1		Sheet Size: A3	 www.enterpoint.co.uk
Sheet Title: FPGA_POWER_ETC.SCHDOC		Revision: 1.0	
Date: 02/06/2008	Sheet: 9 of 9		
(c) 2005 Enterpoint Ltd.	Engineer: bc		





MU1 Rev 1.0
S/N
www.enterpoint.co.uk
(C)2008 Enterpoint Ltd.