


AGIPD FEE status

- Reminder to concept, no real new items
- Argument for system clock $n \cdot \text{clk}_{\text{XFEL}}$

Reminder of concept: 4 quadrants



Arguments for system clock

Integer multiple of XFEL clk: $n \cdot \text{Clk}_{\text{XFEL}}$

not option of PLL: $n/m \text{ CLK}_{\text{XFEL}}$

Reason no jitter, different phase steps

- integrating pixel charge $Q = \int_{t, t+\Delta t} I dt$
- defined storage time until digitization
- regenerating the ADC time stable to bunch

Wish

- ADC handles only up to 50MS/s
multiple, serial ADC's : AD9252
clk near 100MHz and known factor
may be less than 100MHz (if 50MS/s)
to get back the ADC Clk, e.g. even factor
- System clock a multiple of XFEL-clk
n/m generated discrete steps of 2π k/m
harder to compensate for.
configurable factor n, to optimize storage ...
- To pay: system clock not exact 100MHz.