


XFEL Timing System

Status 11.2008


Attila Hidvégi
Patrick Geßler
Christian Böhm
Kay Rehlich

The Front-end: **XFEL** Example




Data Acquisition

Hardware:
receives clocks or patterns, triggers
to synchronize the bunches (ps stability)



Data Acquisition

CPU:
receives event numbers, interrupts, modes
to synchronize the macro pulses for DAQ



Possible Bunch Patterns



Max: 5 Mhz, 3000 bunches




Pre bunch



1 Mhz or lower frequencies




Arbitrary patterns



Different patterns @ different beamlines
in one macro pulse

or varying patterns from shot to shot

Timing System Blocks



Timing System Requirements


• 1.3GHz telegrams

- ➔ With clock recovery, few ps jitter
- ➔ Events and data for triggers, event number, modes, bunch pattern, (bunch charge?), ...
- ➔ Sender compensates cable length, drifts and measures time delay from sender to receiver



• Timing receiver outputs (hardware)

- ➔ Raw telegrams
- ➔ Clock (and gated clocks) on front and backplane
- ➔ triggers
- ➔ Level (LVDS, LVPCL,..) to be defined
- ➔ Connectors to be defined (e.g. infiniband)


Star Topology to Distribute Timing



Geographical Layout of RF Stations




Possible Local Distribution




Fiber optic
from central
timing generator


Possible AMC – Timing Receiver Module



Preliminary: output block



Preliminary: sender block



Specs **PRELIMINARY**

- **Trigger:**

- ➔ timing resolution: 1.54ns (0.769ns)
- ➔ Programmable with 32 bits (up to 6s (3s))

- **Clocks:**

- ➔ Jitter: < 5ps RMS (goal)
- ➔ Constant or burst (e.g. bunch clock)
- ➔ Automatic adaption of location/beam mode


- **Raw 1.3GHz telegrams with encoded data**

- ➔ Data format is not yet fixed
(number of filler words for the clock recovery to be defined)

3 Test Boards connected to a Virtex 5

Contains:

fiber optic IO
delay chips
clock data recovery
phase comparators
ADCs and DACs
FPGA interface



Outlook

- **First prototype**
 - ➔ Design ready 2008
 - ➔ Tests in January 2009