

1

# ITk DAQ Requirements

2

ITk DAQ Readout Group

3

September 18, 2017

4

## Abstract

5

Summary of the DAQ requirements to operate and calibrate the ITk detector in the ATLAS experiment.

6

7

## Revision History

Revision	Date	Author(s)	Description
0.1	10.07.2017	Heim	Initial version
0.2	09.08.2017	Gallop	Merge most of Strips document
0.3	18.09.2017	Heim	Adding Pixel comments and some revision

8	<b>Contents</b>	
9	<b>1 Introduction</b>	<b>4</b>
10	<b>2 Other documents</b>	<b>4</b>
11	<b>3 Pixel Overview</b>	<b>4</b>
12	3.1 Downlink . . . . .	5
13	3.2 Uplink . . . . .	6
14	<b>4 Strips Overview</b>	<b>6</b>
15	4.1 Downlink . . . . .	7
16	4.2 Uplink . . . . .	8
17	4.3 Power Control and Monitoring . . . . .	9
18	<b>5 Operation</b>	<b>9</b>
19	5.1 Trigger Schemes . . . . .	9
20	5.1.1 Pixels . . . . .	9
21	5.1.2 Strips . . . . .	10
22	5.2 Downlink . . . . .	10
23	5.2.1 Trickle configuration . . . . .	11
24	5.2.2 Configuration Size . . . . .	11
25	5.2.3 Timing . . . . .	12
26	5.2.4 Maskability . . . . .	12
27	5.2.5 Addressing . . . . .	13
28	5.3 Uplink . . . . .	13
29	5.4 Routing . . . . .	13
30	5.5 Monitoring . . . . .	14
31	5.5.1 Collect and Analyse Physics Monitor Data . . . . .	14
32	5.5.2 Triggers that are not Useful for Data Analysis . . . . .	14
33	5.6 Configuration . . . . .	15
34	5.7 Diagnostics . . . . .	15
35	5.7.1 Maskability . . . . .	15
36	5.8 Stop-less Module Recovery . . . . .	16
37	5.9 Trigger sources . . . . .	16
38	5.9.1 Multiple triggers . . . . .	16
39	5.10 Control Hierarchy . . . . .	16
40	5.11 Busy . . . . .	17
41	5.12 Event Building . . . . .	17
42	5.13 ROI . . . . .	18
43	<b>6 Calibration</b>	<b>19</b>

---

44	<b>6.1 Downlink</b> . . . . .	19
45	<b>6.2 Uplink</b> . . . . .	19
46	<b>6.3 Control Hierarchy</b> . . . . .	19
47	<b>7 Downlink routing modes</b>	<b>19</b>
48	<b>8 DCS</b>	<b>21</b>
49	8.1 Pixels . . . . .	21
50	8.2 Strips . . . . .	22
51	<b>9 Implementation Notes</b>	<b>22</b>
52	9.1 LTI Bandwidth . . . . .	23
53	9.1.1 Strips . . . . .	23
54	9.1.2 Pixels . . . . .	23
55	9.1.3 Command Distribution . . . . .	23
56	9.2 Inter-block Commands . . . . .	23
57	<b>10 Appendix</b>	<b>24</b>
58	10.1 More Strips numbers . . . . .	24

## 59 1 Introduction

60 This document summarises the DAQ requirements to operate and calibrate the ITk de-  
61 tector in the ATLAS experiment. There are significant differences between the Pixels and  
62 Strips implementations, but an attempt is made to unify the requirements. It does not  
63 intend to specify the implementation nor give enough detail to be used as a baseline for  
64 the implementation, the purpose of all information in this document is to motivate the  
65 requirements. Note that particularly the Pixel chip is still being specified, the information  
66 included in this document is inspired by the RD53A demonstrator chip, but as it is just  
67 a demonstrator chip and will be superseded by a specific ITk Pixel readout chip, some  
68 features might not be implemented in RD53A or might change in the future readout chip  
69 due to test results from RD53A.

70 **Note to Pixel people: I redefined in an effort to simplify "module" definitions some features**  
71 **which might seem strange to those who know the detail. Note: I do not understand the**  
72 **purpose of the "ITk units", hence I left them out for now. Generally "higher-level DAQ" is**  
73 **meant to be ITk sw and "lower-level DAQ" the system directly attached to the link.**

## 74 2 Other documents

75 This document is to be read in conjunction with the TDAQ interfaces document [4]. Note  
76 that that document emphasises the flow of data over the front-end interface, whereas this  
77 tries to describe a broad view of the system, from the point of view of ITk.

78 The DAQ interface section of the Strips TDR [3] currently describes a superset of the  
79 following (for both Pixels and Strips). **but this document should be made to supersede**  
80 **that description.**

## 81 3 Pixel Overview

82 The ITk Pixel detector (from a DAQ perspective) is composed modules of 4 readout chips.  
83 Each of these modules is connected to one slow (160 Mbps) TTC downlink and 1,2, or  
84 4 fast (5.12 Gbps) uplinks (depending on in which layer of the detector it is mounted).  
85 Modules are mounted on two types of structures: barrel staves which distribute modules  
86 over  $z$  at fixed  $\phi$  and  $r$ , and end-cap rings which distribute modules over  $\phi$  at fixed  $z$   
87 and  $r$ . Modules at positive  $z$  will be connected to a patch panel on the A-side of the  
88 ATLAS detector and modules at negative  $z$  will be connected to C-side. Modules which  
89 are connected at the side of the detector **from the same structure** are fed by one fast

90 (2.56 Gbps) TTC downlink, which is split up by a multiplexer ASIC<sup>1</sup> into up to 16 slow  
91 TTC links which connect to every module. From the user/software perspective this fast  
92 TTC link should be transparent. The uplink and downlink of the same module should be  
93 handled in the same lower level DAQ instance.

94 It is important that the uplink and downlink of one chip end up in the same lower-level  
95 readout unit, this means that there is strong asymmetry of uplinks to downlinks in the  
96 lower-level readout unit. For instance in the innermost layer there are up to 64 chips per  
97 one 2.56 Gbps TTC downlink, but each of these chips has a 5.12 Gbps uplink. This results  
98 in a 1 downlink and 64 uplink mapping and it is important that all of these 64 links end  
99 up in the same lower-level readout unit.

### 100 3.1 Downlink

101 The readout chip recovers the 160 MHz clock from the 160 Mbps command stream. A  
102 custom encoding ensures that enough transitions are present in the bitstream for the CDR  
103 circuitry to work properly. It consists of a continuous stream of 16-bit frames. The protocol  
104 specifies the following commands:

- 105 • 15×Trigger: one 16-bit frame sent at 160 Mbps covers 4 bunch crossing, 15 trigger  
106 commands cover all possible trigger permutations, includes 5-bit trigger tag, broad-  
107 cast.
- 108 • ECR:  $1 \times 16$ -bit frame, event counter reset, broadcast. (Aligned to 4-bc frame)
- 109 • BCR:  $1 \times 16$ -bit frame, bunch crossing counter reset, broadcast. (Aligned to 4-bc  
110 frame)
- 111 • Global Pulse:  $2 \times 16$ -bit frame, includes 4-bit chip id and 4-bit data.
- 112 • Calib. Pulse:  $3 \times 16$ -bit frame, includes 4-bit chip id and 15-bit data.
- 113 • Write Register:  $4 \times 16$ -bit frame, includes 4-bit chip id, 9-bit register address, and  
114 16-bit data.
- 115 • Write Register:  $12 \times 16$ -bit frame, includes 4-bit chip id, 9-bit register address, and  
116 96-bits of data.
- 117 • Read Register:  $3 \times 16$ -bit frame, includes 4-bit chip id, 9-bit register address
- 118 • Sync:  $1 \times 16$ -bit frame, synchronisation frame, used as idle frame, needs to be sent  
119 periodically.

120 The payload of frames is split up in 5-bit fields which are encoded via a custom encoding  
121 to 8-bit to achieve DC balance. Commands which consists of multiple frames do not need

---

<sup>1</sup>Could be an lpGBT, but might also be a GBT-like custom ASIC.

122 to be sent consecutively (but still in order), i.e. 'Write Register' can be used to fill the  
123 gaps in between triggers. An ECR will reset large parts of the chip including the command  
124 decoder and therefore cancel any command which was in process of being sent. It will also  
125 delete any data or triggers in the pipeline, hence need to wait for buffers to empty before  
126 sending ECR.

## 127 3.2 Uplink

128 Each uplink is transmitting at 5.12 Gbps using the Aurora 64b66b protocol<sup>2</sup>. The DAQ  
129 needs to facilitate the necessary means to synchronise to the data stream, which might  
130 require sending commands to the chip it is connected to. There are two types of Aurora  
131 frames which can be identified by their sync header, data frames and register frames.  
132 Register frames will only be sent after a specific number of data frames. If there is not  
133 data to send out, a idle frame will be sent which also identifies as a data frame by it's sync  
134 header. All register frame will contain a 4-bit status code.

135 In order to request a resynchronisation, for instance in case the DAQ fails to sync up in  
136 time, specific registers in the chip have to be written.

## 137 4 Strips Overview

138 The Strips detector [3] is made up of staves (barrel) and petals (end-cap). There are two  
139 kinds of staves, the outer layers having a coarser granularity due to lower occupancy (long  
140 strips vs short strips), but all petals are the same. These are similar from a DAQ point of  
141 view, differing by the number of devices connected.

142 A staff is made up of 14 modules on each side, corresponding to 28 data streams per side  
143 for the inner barrels (14 data streams for the outer layer). The end-cap petals have a less  
144 regular structure, with 9 modules per petal side but similar total bandwidth requirements  
145 (see appendix).

146 Within a module, a hybrid consists of a number of ABCStar front-end ASICs [1], accessed  
147 via an HCCStar ASIC [2] in a star configuration. For each HCCStar, there are between 6  
148 and 11 ABCStar ASICs. Additionally, power and bias settings are controlled via the AMAC  
149 ASIC. Monitoring of power and temperature is through a combination of the AMAC and  
150 the HCCStar.

151 The staff/petal control and data path is implemented by the lpGBT. Each long strip staff  
152 and petal is controlled by two lpGBTs, one for each side. For the short strip staff there

---

<sup>2</sup>[https://www.xilinx.com/support/documentation/ip\\_documentation/aurora\\_64b66b\\_protocol\\_spec\\_sp011.pdf](https://www.xilinx.com/support/documentation/ip_documentation/aurora_64b66b_protocol_spec_sp011.pdf)

153 are two lpGBTs on each side, in order to increase the uplink bandwidth. The downlink of  
 154 only one of these is used, the uplink clock is slaved to the second.

#### 155 4.1 Downlink




Figure 1: Strips downlink, showing distribution of TTC data to segments of 4, 4, 5 and 1 module on a stave

156 The commands to are encoded **using** a custom protocol. This encodes the L0A, command  
 157 and BCRs (hence **LCB**) into a single 160 Mbit e-link. A second e-link is used to send L1  
 158 and R3 readout commands when necessary. Within a stave/petal side, the modules are  
 159 divided into 4 groups and a separate version of the LCB and L1/R3 signals is sent to each  
 160 group.

161 The LCB protocol encodes commands using 6b/8b over a 4 BC frame, this allows 12 bits  
 162 for each frame. The logical commands sent using the LCB protocol are as follows.

- 163 • L0A with tag. 4-bit mask + 7-bit L0 tag
- 164 • **Bunch crossing counter reset**
- 165 • Synchronous resets
- 166 • Calibration pulse
- 167 • Digital pulse
- 168 • Register write
- 169 • Register read
- 170 • Hit counter commands

171 Multi-frame commands can be interleaved with other commands, so for example register  
 172 writes can be inserted dynamically in between triggers.

## 173 4.2 Uplink




Figure 2: Strips uplinks on short-strip stave, showing 14 modules driving 28 e-links into 2 lpGBTs

174 Each module generates data on 1 or 2 640 Mbit e-links (one per HCCStar) which are  
 175 multiplexed with data from the other **modules** on the stave/petal side by the lpGBT, for  
 176 a maximum of 28 e-links from a short-strip stave side.

177 The line encoding uses a custom packet format, optionally encoded using 8b/10b with k-  
 178 codes for start/end of packet and idle. Alternatively, packets are delimited by a preamble  
 179 and trailer.

180 The predominant type (by data volume) will be event-data, but other types include register-  
 181 readback, occupancy counter data, DCS data and warnings/alerts. Data for an event will  
 182 arrive in one packet, taking up between about 10 and 60 bytes (depending on occupancy).  
 183 Due to the variable length and queuing in the HCCStar, data from different hybrids will  
 184 arrive at different times. Register data is readout using different modes, depending on  
 185 whether a single chip is addressed, and whether the command is to be interleaved with  
 186 event data.



### 187 4.3 Power Control and Monitoring

188 In the Strip detector, the lpGBTx provides the only, with the exception of interlocks, path  
189 for controlling and monitoring the detector. During power up of the detector, the DC-  
190 DC converter on each module must first be enabled in order to power the HCCStar and  
191 the ABCStar chips. This is done by the AMAC ASIC which communicates with the DCS  
192 system by means of an lpGBTx slow control adapter (SCA) channel and the downlink fibres.  
193 AMAC also includes several ADC channels which allow on-module currents, temperatures  
194 and voltages to be monitored throughout the powering procedure. Only once the module  
195 is powered can communication be initialised via the standard e-links.

## 196 5 Operation

197 This section will discuss all requirement which are important for the operation of the  
198 detector in data taking conditions. Note that this is a logical mode of operation and may  
199 not be wholly separate from other modes of operation.

### 200 5.1 Trigger Schemes

201 The system must deal with both potential trigger schemes. In particular:

- 202 • L0 at 1 MHz (L0 latency: 12.5  $\mu$ s)
- 203 • L0 at up to 4 MHz + L1 at up to 800 kHz (L0 latency: 12.5  $\mu$ s, L1 latency: 32  $\mu$ s)

204 Most of this document applies equally to both cases. **Find a way to accentuate differences**  
205 **where required**

#### 206 5.1.1 Pixels

207 The outer detector layers can operate at an L0 rate of up to 4 MHz. The inner layers can  
208 operate in two modes: either at an L0 rate of up to 1 MHz, or at an L0 rate of up to 4 MHz  
209 in conjunction with an L1 trigger. The system can handle up to 16 consecutive triggers  
210 as long as the bandwidth is not saturated. Each trigger command (up to 4 consecutive  
211 triggers per trigger command) needs to be sent with a tag generated by the DAQ (e.g.  
212 lower bits of trigger id), which needs to be saved in combination with the bunch crossing  
213 id and number of trigger. To read out the inner layers (1st, and 2nd) at an L0 rate of up to  
214 4 MHz, an L0 trigger is sent to the chip to buffer the data inside the chip and to perform  
215 the read out of the data an L1 trigger has to be sent with the matching trigger tag. The  
216 outer layers (3rd, 4th, and 5th) can handle a 4 MHz L0 trigger rate out-of-the-box.

217 Possibly clarify interaction with R3? i.e. this allows the L0 data from the outer layers to  
218 be used as input to L1-track? R3 might be used to filter the data sent to L1-track?

### 219 5.1.2 Strips

220 For the single level trigger, only L0A is to be generated off-detector. The low-order bits of  
221 the L0ID are encoded to identify the BC using an L0 tag. Due to the LCB protocol, L0As  
222 in consecutive bunch crossings (within the 4 BC frame) will be given consecutive L0 tags.  
223 A readout request incorporating the appropriate L0 tag is generated internally to the FE  
224 ASICs.

225 For the dual-level trigger, L0A, L1A and R3 come from TTC. L0A is handled similarly to  
226 the single level case, but readout is not automatic. The L1A is translated into a readout  
227 request which identifies data associated with a particular L0A using the tag. The R3  
228 is translated into a similar readout request that is directed at particular hybrids on the  
229 detector.

230 **Not** that the bandwidth for R3 and L1 data is shared. We expect the R3 to read out 10%  
231 of modules, so a 4 MHz L0A uses 400 kHz of bandwidth, leaving 600 kHz for L1. For L1  
232 readout at 800 kHz, this suggests an L0A of 2 MHz.

## 233 5.2 Downlink

234 **Pixels:** The 160 Mbps command stream needs to be synchronous to the 40 MHz LHC  
235 clock as the readout chip will generate its internal 40 MHz clock from the recovered 160 MHz  
236 clock. During operation the downlink is fed by multiple prioritized pipelines:

- 237 1. ECR pipeline: send ECR (**timing**)
- 238 2. Trigger pipeline: send trigger command if there was a trigger in the last four bunch  
239 crossings (**≈16 Mbps**)
- 240 3. Sync pipeline: send sync if sync frame has not been sent the last 32 frames (**≈10 Mbps**)
- 241 4. Priority command: send high priority commands received from higher level control
- 242 5. Trickle configuration: constantly sends configuration to chips

243 Higher level DAQ needs to have access to the bitstream to the **tricker** configuration buffer  
244 memory at all times to perform possible necessary changes to the configuration in response  
245 to monitoring data. It should be possible enable/disable the trickle configuration for any of  
246 the chips which is connected to the same TTC link, in case it's configuration being modified

247 or is being taken out of the run. Initial configuration of the system can be performed via  
248 the priority command pipeline.

### 249 5.2.1 Trickle configuration

250 **Pixels:** It is expected under HL-LHC conditions to have an SEU rate in the pixel registers  
251 which results in 1% of all pixels failing in 10 s. As the cumulative fraction of failing pixels  
252 should never exceed 1% (and there are more failure modes of pixels than SEUs), it is  
253 necessary to reconfigure the full pixel matrix at least every second or more often. With a  
254 trickle configuration (continuous reconfiguration) one configuration of a single chip requires  
255  $\approx 0.1$  ms (assuming a bandwidth of 130 Mbps), as there are 4 chips on one TTC link this  
256 rises to 0.4 ms. This is already on the level of what is demanded by SEUs and it therefore  
257 necessary to perform a continuous reconfiguration.

258 **Strips:** Putting some numbers to this, for the Strips case. In order to trickle the configu-  
259 ration into the detector, we send write register commands when there are no LOAs. Given  
260 a trigger rate of 4 MHz, we send 357 L0A per orbit, which uses up to 1428 BCs. This leaves  
261 2136 bunches, which can be used to send 59 write commands (36 BC each). A complete  
262 reconfiguration ( $\sim 10k$  registers for the modules in one TTC domain) is therefore possible  
263 in 170 orbits or 15.2 ms. Using a more conservative scheme, sending 1 register per orbit  
264 would take 0.9 s.

265 Because of how the encoding scheme operates, this can be done dynamically. The encoder  
266 can check for triggers and insert part of the write register command if there are no LOAs  
267 for this frame.

### 268 5.2.2 Configuration Size

269 It may be useful for allocation of FIFO sizes to note the size of the bit-stream needed to  
270 configure the detector.

271 A few different numbers are presented in table 2.

272 **Pixels** The readout chip has 1 kB of global register and 157 kB of pixel register memory.  
273 A complete bitstream to write the full configuration into one chip is approx. 350 kB  
274 (depends on exact implementation), i.e. the bitstream to configure a full module (all chips  
275 attaches to one TTC link) is 1.4 MB.

	Pixel	Strips
Bits per channel	8	7
Channels per chip	160 k	256
Channel bytes per chip	157 k	224
Global bytes per chip	1024	44
Total bytes per chip	158 k	268
Bits per register write	64/192	55
Max chips per TTC e-link	4	100
Max <b>bits</b> per TTC e-link	11.2 M	368 k
Max chips per TTC o-link	64	280
Max <b>bits</b> per TTC o-link	175 MB	1.03 M
Chips per sub-detector	6400	233856
<b>Bits</b> per sub-detector (unframed)	<b>7.7 G</b>	862 M
<b>Bytes</b> per sub-detector (unframed)	987 M	108 M

Table 2: Approximate size of configuration data.

276 **Strips** There are 67\*32-bit registers per FE chip in the current specification (made up of  
 277 11 chip-global registers and channel registers that account for a further 56). Configuration  
 278 is sent to a maximum of 100 chips over one e-link (5 short strip modules on the barrel  
 279 stave). Sending 6.7k registers at 36 BCs per register takes about 6 ms. Note that this  
 280 excludes configuration for the HCCStar and AMAC.

### 281 5.2.3 Timing

282 It needs to be possible to adjust the downlink in 160 MHz clock steps to align the commands  
 283 frames to the 40 MHz bunch crossing clock. The trigger input stream should be adjustable  
 284 in 40 MHz clock steps. Finer delay to adjust for sub 160 MHz clock steps will be handled  
 285 inside the chip. The delay from trigger stream input to trigger command output needs to  
 286 be constant and deterministic.

287 Note that both Pixel and Strips downlink encodings stretch commands over 4 BC frames,  
 288 so alignment of the BC reset is done by changing this delay.

### 289 5.2.4 Maskability

290 The trigger and ECR pipeline can only be enabled on a per module basis. All other pipeline  
 291 should be able to be enabled/disabled on a per chip basis.

### 292 5.2.5 Addressing

293 While some of the commands mixed with trigger signals may be global in nature (e.g. a  
294 counter reset), many of these commands will contain data specific to certain modules on  
295 a downlink. Particularly for calibration and fast module configuration, the trigger signals  
296 on the downlink should be independently addressable at the e-link level within a downlink,  
297 so that the configuration can be sent under local control of the ITk Control **Unit** via a  
298 preloaded command buffer in the unit-that-sends-the-downlink-data.

299 **Pixels** The connectivity of one chip should be fully defined by its e-link and chip-id. The  
300 DAQ will use the corresponding e-link and **take of the** sub e-link addressing in sw.

301 **Strips example** By way of an example, the present strip stave design configures up to  
302 100 FE chips through a single e-link (5 modules of 20 chips). The address field of these  
303 register write commands uniquely defines the chip within the e-link, but not the module  
304 within the set of all possible Pixel or Strip modules. The address will likely define the  
305 target module only within a certain e-link (in order for it to use a minimum number of  
306 bits). Therefore, commands should be routed to the desired e-link of the desired optical  
307 downlink using external information.

## 308 5.3 Uplink

309 The data received from the chip needs to be matched with trigger tag. No data frame will  
310 be sent twice, i.e. if specific data will be requested at another point in time it needs to be  
311 retained by the DAQ system. The delay from sending the trigger command to receiving  
312 the data is variable and depends on the links occupancy. **h** however the chip will mix the  
313 data of multiple triggers.

## 314 5.4 Routing

315 **Pixels: TBD, endpoints unclear**

316 The data should be routed to the following units:

- 317 • A copy of a programmable percentage of the data should be routed to the monitoring,  
318 to check the detector status.
- 319 • All register frames should be sent to control to check the status code and act accord-  
320 ingly.

- 321 • Some register frames (depending on address) should be sent to DCS as they contain  
322 chip internal ADC readings.

323 Packets should be routed to destinations based on the type of the data arriving. Other  
324 factors easily extracted from the packet, for instance L0ID, BCID, occupancy (size of  
325 packet), errors might also be useful to feed into the routing decision.

326 In the dual trigger case, appropriate data should be sent to L1-track. Specific requirements  
327 on latency etc. are out of scope of this document.

## 328 5.5 Monitoring

329 **Pixels: TBD, endpoints unclear**

330 Some configurable percentage (up to 100%) of data will need to be passed to the ITk  
331 Analysis Unit which will monitor the quality of the data. This could be the same unit  
332 which buffers the data pending a L1 trigger, but the unit buffering the data will need  
333 access to all the trigger information, at least in order to check counters. Also, the routing  
334 of data on the uplink from the affected modules may be reprogrammed to send all data to  
335 the associated ITk Analysis Unit.

336 The primary purpose is to look for faults in modules that may not be obvious from ex-  
337 amining data available at the output of the event builder and to respond to any warnings  
338 issued by the on-detector electronics. The collection of this data must have no effect on  
339 the physics data flow.

### 340 5.5.1 Collect and Analyse Physics Monitor Data

341 **Pixels: TBD, endpoints unclear**

342 In addition to chip occupancies, this monitoring should include measuring the occupancy of  
343 the front-end link, i.e. how much more data can be sent down this link. This is a function  
344 of the raw event size, and the space between packets. Another useful variable to keep track  
345 of is the latency, how much time has passed between the transmission of the trigger and  
346 reception of the last data for this event.

### 347 5.5.2 Triggers that are not Useful for Data Analysis

348 It will also be useful to collect data based on conditions when no hits are expected, for  
349 example looking for stuck memory cells, or based on low level event characteristics like

350 unusually large events, which could be due to a threshold misconfiguration (caused by an  
351 SEU).

## 352 5.6 Configuration

353 **Pixels:** Exact states unknown, used to be driven by DCS, all new with serial power-  
354 ing.

355 **Query,** should mentions of configuration above be moved **here?**

356 Sending configuration commands to the detector needs to be done in a few different cir-  
357 cumstances.

- 358 • **Power-up/Standby:** When the detector is turned on it is not configured. As part  
359 of the start-up sequence, the configuration should be send to the detector.
- 360 • **Regular reconfiguration:** In order to protect against degradation of the module  
361 configuration due to SEUs, it is proposed to continually send configuration commands  
362 to the detector making use of the time between triggers.
- 363 • **Module recovery:** This is similar to the power-up case, but for one module while  
364 operations continue on the rest of the detector.

365 In two of these cases, control of the downlink is shared between the normal TTC and the  
366 unit generating the reconfiguration stream. For module recovery, each downlink should be  
367 treated separately to avoid conflicts with the recovery of multiple modules.

## 368 5.7 Diagnostics

369 Some of the register frame status codes, register values, or issues with the uplink should be  
370 handled in a fast manner in the lower-level DAQ. Any action performed by the lower-level  
371 DAQ needs to be communicated to the higher-level DAQ, e.g. disabling a link due to sync  
372 loss.

373 The full link data should be available for diagnostics. In particular framing information  
374 to diagnose misbehaving links, and this should be possible in parallel with normal data  
375 taking.

### 376 5.7.1 Maskability

377 Each uplink should be maskable in case the attached module is disabled, not yet configured,  
378 or other link failures which lead to high traffic.

## 379 5.8 Stop-less Module Recovery

380 Module recovery should be possible without stopping data-taking for the remainder of the  
381 detector. This should follow from a combination of the addressing, masking and configu-  
382 ration points above.

- 383 1. Notice a problem with a module (via monitoring or error detection etc).
- 384 2. Mask off TTC **commands** being sent to a module.
- 385 3. Send start-up and configuration commands.
- 386 4. Re-check link for problem.
- 387 5. Re-**enable TTC commands** to this module.

388 The full recovery cycle should be performed in a time in the order a few seconds to avoid  
389 excessive data loss and instabilities caused by a misbehaving module.

## 390 5.9 Trigger sources

391 For testing purposes it should be possible to go into data taking mode using different kind  
392 of trigger sources, e.g. cyclic triggers, external trigger sources, or the chip internal self  
393 trigger.

### 394 5.9.1 Multiple triggers

395 A feature dropped from SCT vintage chips for the upgrade is the ability to read out 3BCs  
396 together, which is not needed due to the implementation of the contiguous L0 requirement.  
397 For timing studies, it should be possible to send a sequence of contiguous L0A in place of  
398 one, up to 64. Note that this might violate the complex dead time for ultimate conditions,  
399 but is only required when the occupancy or trigger rate is low enough not to saturate the  
400 read-out bandwidth.

## 401 5.10 Control Hierarchy

402 For testing purposes it should be possible to run different parts of the detector at the same  
403 time with different data-taking configurations. **Should be as specific as possible about**  
404 **what different data-taking configurations (trigger sources?) and the levels at which control**  
405 **should be moved around** For instance, running calibrations on a stave while taking cosmic  
406 data with the remainder of the detector.



407 The minimum unit should be the stave/petal in Strips, and the module in Pixels.

## 408 5.11 Busy

409 The front-end chip protocols and buffer sizes are designed so as not to fill up when working  
410 with nominal event occupancies and trigger distributions. If a buffer nevertheless fills up  
411 and event information is dropped, this will be notified either by a flag in the next data  
412 packet, or in the read of a status register.

413 In order to mitigate against unexpectedly high occupancies, the front-end chips are ex-  
414 pected (details TBC) to contain a configurable max. event size, if an event is to be read  
415 out which is larger than this the event will be chopped at the programmed size and the  
416 remaining data will be thrown away.

417 As the response time for raising BUSY is relatively long compared to the time to fill a  
418 buffer, it is expected that these errors will be integrated into the data quality system and  
419 not raise BUSY.

420 **Should we keep this?** It may be useful to generate BUSY based on aggregation of a large  
421 numbers of these errors, with a possible pre-scale. This could happen either within the  
422 data path itself, or from ITk Control Unit(this might also happen when configuring the  
423 detector before a run).

424 In particular, when triggers are generated locally errors such as these might also be acted  
425 on to **gate the local trigger**.

426 There should be full monitoring of any locally generated BUSY.

## 427 5.12 Event Building

428 Due to the trigger tagging scheme, the event data from the detector contains only the L0  
429 tag and a portion of the BCID. It is therefore necessary to record details (BCID, L0ID  
430 and possibly L1ID) of the events corresponding to the triggers sent to the detector. This  
431 allows the reconstruction of the full trigger information.

432 As part of this reconstruction, the following should be checked for every event:

- 433 • L0 tag is **correct** (**bad tags** to be dropped with an error)
- 434 • Every link sent a data packet
- 435 • (for Strips) the HCC didn't flag a missing chip
- 436 • (for Strips) BCID is correct for this L0 tag

- 437 • Other sanity checks to be defined (for instance, monotonic ordering of cluster ad-  
438 dresses)
- 439 • Should also have large events for monitoring.

### 440 5.13 ROI

#### 441 **Strip only!**

442 The exact form of ROI information from the trigger system and any possible latency  
443 between the availability of the L0 signal and the ROI information are yet to be finalized,  
444 but the procedure can be split in the following way:

- 445 • An identifier will be sent from the ROI system in terms of specific geometric segments  
446 of the ITk
- 447 • This geometric identifier will be mapped to an **ITk identifier**
- 448 • The ITk identifier specifies a particular uplink, which corresponds to a specific module  
449 located somewhere in the ITk volume
- 450 • The ITk identifier also specifies a particular downlink e-link, which is sent to a par-  
451 ticular detector module

452 **We should specify where this mapping should occur and how it should be configured.**

453 [We believe that maintenance of this mapping will be the responsibility of the ITk since  
454 the allocation of uplinks, fibers, etc. will be its responsibility].

455 In the Strips case, a priority trigger is sent to the detector with a reference to an L0 tag.  
456 Therefore the translation of ROI information must be performed prior to the formation of  
457 the final downlink data stream.

458 [In the Pixels case data intended for L1 should be filtered out of the L0 data stream, using  
459 this ROI information.]

460 In both cases, the translation of ROI segment identifier to ITk uplink identifier will need  
461 to be made somewhere between the Trigger System and the units servicing the downlinks  
462 or uplinks. If the translation is to be made for the downlinks, it will need to be performed  
463 in a very short time in order to meet latency requirements. For the alternative case, there  
464 will be a little more time before the data arrives from the uplink, but the directing of data  
465 to L1-Track or not to L1-Track must still be fast enough to meet the L1-Track latency  
466 requirement.

## 467 6 Calibration

468 Calibration of the detector requires the chips to be configured with special settings and  
469 the injection of calibration pulses.

### 470 6.1 Downlink

471 During calibration two actions are performed:

- 472 1. Send a configuration bitstream containing the whole or parts of configuration to each  
473 chip.
- 474 2. Send (one or multiple) trigger commands and (one) global/calib. pulse commands  
475 spaced by a programmable but fixed delay. This bitstream is sent out with a fixed  
476 frequency.

477 The higher-level DAQ will take control of preparing the configuration bitstream. The  
478 trigger and calibration pulse bitstream can be prepared by the higher-level DAQ, but  
479 should be stored by the lower-level DAQ to ensure the fixed delay and frequency (at least  
480 **512-bit**, to be automatically repeated by a programmable amount or for a fixed time).  
481 Instead of sending the trigger and calibration pulse commands with a fixed frequency, they  
482 can also be sent in a dynamic manner once the data has been received by the uplink to  
483 speed up the calibration procedure.

### 484 6.2 Uplink

485 All of the data has to be sent to the higher-level DAQ for analysis. To ensure short  
486 calibrations times this should happen at the full uplink bandwidth.

### 487 6.3 Control Hierarchy

488 It should be possible to run different kinds of calibration scans on different detector parts  
489 at the same time. The smallest **group would be the module** in Pixels (**NB this is a subset**  
490 **of lpGBT for TTC**) or the stave/petal in Strips.

## 491 7 Downlink routing modes

492 **From ITK sw side: we first need to understand the constraints of the "sw-ROD" system.**  
493 **Then we can define the routing models. So this, or more precisely any constraints on sw**

494 and routing, should be supplied by TDAQ

495 The idea is that this is common to operations and calibration, as it's presenting a way to  
496 implement both. But, how does it integrate with the overall structure

497 **Strips:** Signals sent to detector are encoded onto the physical downlinks to the FE chips.  
498 They can be logically split into:

- 499 • BC clock
- 500 • L0
- 501 • L1 (PR and LP, using tag)
- 502 • Read register
- 503 • Write register
- 504 • BCR
- 505 • Other commands (resets etc)
- 506 • DCS
  - 507 – Read and write registers on FE chips
  - 508 – Read and write registers on power chips

509 There are various potential sources for these signals.

- 510 • TTC
- 511 • DCS
- 512 • Ctl&Cfg (a.k.a. ITk Control Unit)
  - 513 – From operator control console (diagnostics)
  - 514 – Automatic responses to incoming data being monitored
  - 515 – As a response to status reported by FE ASICs
  - 516 – Periodic resets, reconfigurations
- 517 • Local

518 The 40 MHz system clock must run continuously as long as the FE ASICs are pow-  
519 ered.

520 We can define different modes where commands can be sent from particular sources and  
521 merged. For instance, when merging regular reads from DCS with re-writing configuration.

	Operation	Calibration	Raw	Configuration
BC	TTC	TTC/Control	TTC/Control	TTC
L0A	TTC	Control	Control	None
L1A	TTC	Control	Control	None
Registers	Control/DCS	Local/DCS	Control	Control
BCR	TTC	TTC/Control	Control	None
DCS registers	DCS	DCS	Control	DCS/Control

**Table 3:** Routing of control data. Depending on the mode (column), logical commands (rows) might be sourced from different controllers.

522 In this case, it should be possible to switch modes without interrupting the coding on the  
523 FE link.

524 Note that this might be affected by addressing requirements noted in section 5.2.5; a mode  
525 should be applicable at the link level.

526 For instance, table 3.

527 The FE protocol will encode these signals in a deterministic way. For instance in the Strips  
528 LCB protocol bunches of 4 L0s are encoded with a tag into a 160 Mbit stream encoded  
529 using 6b/8b. It should be noted that with this scheme, the codes used for register access  
530 are exclusive to L0 triggers. This means these commands should be stored in a FIFO for  
531 interleaving into the data when no L0s are to be sent.

## 532 8 DCS

533 Detector safety is assured by an independent system, but both Strips and Pixels have (to  
534 different extents) information that is relevant to DCS). For Strips this is part of the control  
535 path.

536 **Needs review from DCS side**

### 537 8.1 Pixels

538 No **vital** detector control will be sent via the module down/uplinks, however DCS might  
539 issue sporadic register read commands specific chip register for extra information (e.g.  
540 internal temperature or voltage). As the uplink data stream contains a fixed amount of  
541 register frames, all registers which contain information interesting to the DCS should be  
542 sent to it in any case.

## 543 8.2 Strips

544 For detector safety, there is an interlock on the temperature of the cooling pipe to turn off  
545 power to the detector. For all other control and readout the data goes through the same  
546 lpGBT.

547 The lpGBT EC link will be used to communicate with a bus of power chips (AMAC).  
548 This is likely to be implemented using bit-banging. The data from the AMAC will arrive  
549 asynchronously wrt to the clock, but at a lower rate.

550 Some of the GBT-SCA functionality of the lpGBT will be used (eg ADC and some  
551 IOs).

552 As monitoring of the detector status is via lpGBT, it is likely there will be watchdog  
553 running in case this is lost. Therefore, loss of lpGBT link should be signalled to DCS.  
554 Receiving data from register reads will also reset the watchdog. If there is no response the  
555 power will be shut off. While the detector is turning on or off this should be short, but  
556 once stable a couple of minutes should be OK **TBC!**.

557 It should be noted that if off-detector lpGBT is not on UPS, we lose the links if we lose  
558 power in the counting room.

559 For Strips, DCS data will be sent up the uplinks and commands from DCS will be sent via  
560 the downlinks. This uplink data needs to be deciphered and sent to the DCS port at all  
561 times, even if the full TDAQ infrastructure is not operational, and commands from DCS  
562 and from the control console must be sent to the detector at all times as well. This requires  
563 the logic that mixes trigger and ITk commands for the downlink to be operational at all  
564 times even if TTC or other trigger processing is not operational. In fact, there needs to be  
565 some fail-safe or interlock that prevents powering up of parts of the detector if these data  
566 paths between DCS and the detector are not operational.

567 To make this point clear, the DCS data, both monitor data and configuration read-back  
568 data, will come up the same e-links shared with the event data. It will be in packets just  
569 like other register read-back data, but with a different address indicating that it is DCS  
570 data.

## 571 9 Implementation Notes

572 Here are presented some notes on possible implementations based on the above.

## 573 9.1 LTI Bandwidth

574 The LTI proposal has a large output bandwidth. The following is based on driving 8 PON  
575 networks, each of which can potentially be split into 32.

576 Is it possible to do all FE protocol encoding (from TTC commands) in the LTI and use  
577 the FELIX as a pure pass-through.

578 It looks like this would require too large a bandwidth to be workable. Therefore the FELIX  
579 needs to do at least some protocol encoding.

### 580 9.1.1 Strips

581 Each lpGBT drives 4 domains with LCB protocol (160 Mbit). For configuration these must  
582 all be independent.

583 Of the 80 user bits available from each PON this uses 16 bits per lpGBT, allowing 5 lpGBTs  
584 per PON. This therefore implies more than one PON per FELIX, and no splitting of PONs.  
585 Another implication is that DCS commands are now sent via the LTI.

586 Including L1 and R3 in this calculation further increases the required bandwidth. Mapping  
587 from ROI to R3 commands are unique to each stave. For most purposes the L1 command  
588 can be common.

### 589 9.1.2 Pixels

590 *review numbers by Pixel*. Usage unclear.

### 591 9.1.3 Command Distribution

592 An alternative to a full FE-link encoding in LTI would be to make use of the user bits  
593 to encode commands (for instance write/read register), the values for which are filled in  
594 inside the FELIX. Again, commands sent from DCS should be taken into account.

## 595 9.2 Inter-block Commands

596 In several places, blocks are described separately, but it is important to note the need for  
597 software communication between. For instance sending trigger information to data handler  
598 for accounting purposes, or from monitoring to config & control for feedback.

	ABCStar	HCC	Modules per petal	Cumulative ABCStar per petal
R0	8 + 9	2	1	17
R1	10 + 11	2	1	38
R2	12	2	1	50
R3	7 + 7	4	2	78
R4	8	2	2	94
R5	9	2	2	112

Table 4: Table of petal chip counts per module.

## 599 References

- 600 [1] ABCStar, **EDMS**: *AT2-IS-CD-0002*  
601 [2] HCCStar, **EDMS**: *AT2-IS-CD-0003*  
602 [3] ITk Strips TDR, **CDS**: *ATL-COM-UPGRADE-2017-006*  
603 [4] Interfaces with Detector Front-End Systems **EDMS**: *ATL-D-ES-0051*

## 604 10 Appendix

### 605 10.1 More Strips numbers

606 The ITk Strip Detector has 384 petals (192 for each end, with 32 in each of 6 disks). There  
607 are 256 long-strip staves (outer two barrels) with one lpGBTx per side and 136 short-strip  
608 staves (inner two barrels) with two lpGBTx per side. This is 768 lpGBTs for the petals,  
609 512 for the long-strip staves and 544 for the short-strip staves. Totalling 1552 downlink  
610 and 1824 uplink fibres.

611 There are 14 modules on a barrel staff. For the short-strips, this means 280 ABCStar  
612 ASICs. For the long-strips, drop a factor of 2, 140 ASICs. This excludes HCCStar.

613 For ~~the~~ each petal we have 112 ABCStar. These are connected to 14 HCCStars, matching  
614 the 14 lpGBT uplinks. Due to the tapering geometry, the inner hybrids have more chips  
615 than the outer. **So:**